

Optoelectronics Designer's Catalog 1980



**PACKARD** 





## Optoelectronics Designer's Catalog

Intensive solid state research, the development of advanced manufacturing techniques and continued expansion has enabled Hewlett-Packard to become a high volume supplier of quality, competitively priced LED displays, LED lamps, optocoupiers, fiber optics, and

emitters/detectors.

In addition to our broad product line, Hewlett-Packard also offers the following services: Immediate delivery from any of our authorized stocking distributors, applications support, special QA testing, and a one year guarantee on all of our optoelectronic products:

This package of products and services has enabled Hewlett-Packard to become a recognized leader in the optoelectronic industry.



Hewlett-Packard is one of the world's leading designers and manufacturers of electronic, medical, analytical and computing instruments and systems,

diodes, transistors, and optoelectronic products. Since its founding in Palo Alto, California, in 1939, HP has done its best to offer only products that represent significant technological advancements.

To maintain its leadership in instrument and component technology, Hewlett-Packard invests heavily in new product development. Research and development expenditures traditionally average about 10 percent of sales revenue, and over 1,500 engineers and

A Brief Sketch

scientists are assigned the responsibilities of carrying out the company's various R and D projects.

HP produces more than 4,000 products at 32 domestic divisions in California, Colorado, Oregon, Idaho, Massachusetts, New Jersey and Pennsylvania and at overseas plants located in the German Federal Republic, Scotland, France, Japan, Singapore, Malaysia and Brazil.

However, for the customer, Hewlett-Packard is no further away than the nearest telephone. Hewlett-Packard currently has sales and service offices located around the world.



These field offices are staffed by trained engineers, each of whom has the primary responsibility of providing technical assistance and data to customers. A vast communications network has been established to link each field office with the factories and with corporate offices. No matter what the product or the request, a customer can be accommodated by a single contact with the company.

Hewlett-Packard is guided by a set of written objectives. One of these is "to provide products and services of the greatest possible value to our customers". Through application of advanced technology, efficient manufacturing, and imaginative marketing, it is the customer that the more than 43,000 Hewlett-Packard people strive to serve. Every effort is made to anticipate the customer's needs, to provide the customer with products that will enable more efficient operation, to offer the kind of service and reliability that will

merit the customer's highest confidence, and to provide all of this at a reasonable price.

To better serve its many customers' broad spectrum of technological needs, Hewlett-Packard publishes several catalogs. Among these are:

- Electronic Instruments and Systems for Measurement/Computation (General Catalog)
- DC Power Supply Catalog
- Medical Instrumentation Catalog
- Analytical Instruments for Chemistry Catalog
- Coax, and W/G Measurement Accessories Catalog
- Diode and Transistor Catalog

All catalogs are available at no charge from your local HP sales office.

## Where Reputation and Quality Count

When quality represents a competitive edge, or when the reputation and dependability of your products is on the line, you can count on Hewlett-Packard Optoelectronic components for excellent product consistency.

The optoelectronic products available include a complete line of GaAsP and GaP discrete light emitting diodes (LED's), numeric, hexadecimal, and alphanumeric displays, optocouplers, fiber optics, and emitters/detectors. For a general overview of the products available, the next seven pages will include highlights of the discrete product family groups. There is complete technical data included in this designer's catalog for each of the Hewlett-Packard Optoelectronic products.



As the growing trend continues for micro-processor systems capable of high resolution-mechanical to electronic-interfaces, Hewlett-Packard addresses a genuine

## Emitters/ Detectors

unfulfilled need with their new optical sensor. This small, self-contained optical reflective sensor combines a light source and detector with focused optics in a single package.

This unique component can detect an object as fine as a human hair as well as the precise edge of large objects such as paper or printed lines and marks. It there-

fore becomes ideally suited in such applications as pattern recognition, optical limit switching, tachometry, defect detection, and bar code scanning.



This optical sensor also coupled with a clean circuit design is packaged attractively in a stylized digital bar code reading wand. The wand is designed to read black and white bar codes (it will also read most colors) on a fairly flat surface. It consists of an electro-optical emitter-detector module which produces an analog signal, followed by a current to voltage converter and then an A to D converter. The result is a computer-understandable digital electrical signal.

In addition to the complete emitter/detector system described in both the optical scanner and digital wand, Hewlett-Packard also offers the designer the choice of discrete emitter and detector components. High radiant intensity emitters near infrared in both flood-

light and spotlight configurations are ideally suited for use in optical transducers and encoders, smoke detectors, and fiber optic drivers.

Hewlett-Packard PIN photodiodes are excellent light detectors with an exceptionally fast response of I ns, wide spectral response from near infrared to ultra-violet, and wide range linearity (constant efficiency over 6 decades of amplitude). With dark current as low as 250pA at 10V, these detectors are especially well-suited for operation at low light levels. The device construction allows high speed operation at reverse voltages of 5 volts. Some applications include fiber optic receivers, laser scanners, range finders, and medical diagnostic equipment. High reliability test programs are also available.



In 1978, Hewlett-Packard introduced its first complete fiber optic system. Fiber optics is one of the most exciting and fastest growing technologies in data transmission. With fiber optics, pulses of light travel down

halr-thin fibers replacing electrical signals transmitted over copper wire. The light signals are impervious to electrical or magnetic interference and therefore generate no electrical or magnetic noise. This makes them ideal for linking computers or control devices and their peripherals in different environments such as those found in factories, aircraft, hospitals and large power plants.

A fiber optic system consists of a transmitter, a receiver, and a length of cable encasing the halr-thin glass or plastic fiber that carries optical signals. Currently, Hewlett-Packard's

# Fiber Optics

fiber optic system is capable of receiving signals from distances up to 1000 metres.

The design of cost effective fiber optic systems requires the understanding and analysis of several complex

technologies — optical fibers, precision connectors, LED/laser emitters, photodetectors, circuit design, packaging, and optics. Hewlett-Packard's approach to the design of fiber optic hardware is <u>systems oriented</u>, drawing on the broad base of technologies available within our computer, instrumentation, semiconductor components, and corporate research and development activities. State-of-the-art LED, photodetector, and Integrated circuit capability are at the heart of HP's fiber optic systems. Beginning on page 26 of this catalog, you will find further details on Hewlett-Packard's fiber optic systems.



Hewlett-Packard's family of optocouplers provide economical, high performance solutions to problems

caused by ground loops and induced common mode noise for both analog and digital applications in commercial, industrial, and military products. Hewlett-Packard's original approach toward integrated output detectors provides performance not found in conventional phototransistor output optocouplers. With 3000 VDC isolation, the types of optocouplers available include high speed devices capable of 10M bits and high gain devices

Optocouplers
which are specified at 400% CTR at Input currents as low as 0.5mA. In addition, highly linear

optocouplers are useful in analog applications and a Hewlett-Packard integrated input optically coupled line receiver can be connected directly to twisted palr wires without additional circuitry. Most of these devices are available in dual versions, as well as in hermetic DIP packages. For military users, Hewlett-Packard's established hirel capability facilitates economical, hi-rel purchases.



Light Bar Modules are Hewlett-Packard's answer to

the problem of how to effectively backlight legends. The Light Bar's large, uniformly Illuminated surface provides a bright light source available in either high efficiency red. yellow, or green. The universal plnout arrangement allows connecting in parallel, series, or series/parallel configurations. Hewlett-Packard's LED Light Bar Modules are available in four sizes in a variety of arrangements including single, twin, and quad. They are X-Y stackable, and flush mounting is easy and convenient.

Besides the new Light Bar Modules, Hewlett-Packard LED lamps are available in a wide variety of plastic and hermetic packages to satisfy almost

any application. Many styles can be mounted on a front panel using clips and all are suitable for P.C. board mounting. Hewlett-Packard military screened hermetic lamps are very popular in applications demanding highreliability.

Products with wide or narrow viewing angles, and a range of brightnesses, are available in red, high efficiency red, yellow and green. Package styles include the traditional T-1-3/4, T-1, and TO-18 packages, as well as our own subminiature (stackable on 2.54mm (0.100 In.) centers), rectangular, and panel mountable hermetic packages.



Hewlett-Packard has expanded Its selection of both alphanumeric and seven-segment numeric

displays to satisfy an even broader base of applications.

Hewlett-Packard's completely supported alphanumeric display systems allow freedom from costly display maintenance, require very low operating power, and minimize the interaction normally required for alphanumeric displays. The display systems are TTL compatible, require a single 5V supply, and easily interface to a keyboard or microprocessor. They are ideally suited for word processing equipment, instrumentation, desktop calculators, and automatic banking terminal applications.

Hewlett-Packard's yellow alphanumeric display is the answer to applications that require small size and prohibit the use of red displays. Both red and yellow alphanumeric displays feature four 5 x 7 dot matrix characters and on-board shift registers for data storage. They are contained in 16-pin DIPs which are end-stackable for unlimited possibilities in alphanumeric display formatting.

Available In four- and eight-character endstackable modules are Hewlett-Packard's 18segment solid state LED alphanumeric displays. Magnification of the LED by an

## **Displays**

integral lens results in a character size of 3.8mm (0.15 in.) making these displays Ideal for use

In computer peripheral products, automotive instrument panels, calculators, and electronic Instruments and systems requiring low power consumption.

Low cost numeric displays, packaged single or clustered, are available in character heights from .11" to .8". Low power small character displays have been designed for portable instrumentation and calculator applications. Other seven-segment display units are avallable in red, yellow, and green colors for use in instrumentation, point of sale terminals, and TV indicator applications. High power, sun-light viewable, large character displays are readily adapted to outdoor terminals, gas pumps and agricultural instrumentation. For these displays, Hewlett-Packard has successfully integrated a gray package design with untinted segments. This results in excellent bright ambient contrast enhancement.

Integrated numeric and hexadecimal displays (with on-board IC's), available in plastic and hermetic packages, solve the designer's decoding/driving problem. These displays have been designed for low cost and ease of application in a wide range of environments.



Hewlett-Packard has supplied specially tested high reliability optoelectronic products since 1968 for use in state-of-the-art

High Reliability

commercial, military, and aerospace applications. To meet the requirements of high reliability, products

must be designed with rugged capabilities to withstand severe levels of environmental stress and exposure without failure. We have accomplished this objective by designing a unique family of hermetic products including lamps, displays and optocouplers which have proven their merits in numerous advanced space and defense programs to the international market place. These products receive reliability screening and qualification tests in accordance with appropriate reliability programs similar to those of MIL-S-19500 and MIL-M-38510 and are supplied as either standard IAN or IANTX devices or as HP standard light reliability units which meet our In-house TXV or TXVB programs. Reliability programs are also performed to individual

customer control drawings and specifications when needed. Some of these special testing programs are very complex and may include Class S regulrements for microcircuits.

HP's optoeiectronic epoxy encapsulated products are designed for long life applications where non man rated or ground support requirements allow their use. As with hermetic products, the capabilities of epoxy parts can be enhanced by 100% screening and conditioning tests. Lot capabilities can be confirmed by acceptance qualification test programs.

All testing is done by experienced Hewlett-Packard employees using facilities which are either approved, or pending approval, by DESC for IAN products and by customer Inspection for special programs. Environmental equipment capabilities and operating methods of the test laboratory meet MIL-STD-750 or MIL-STD-883 procedures.



**About This** 

Catalog

This Optoelectronics Designer's Catalog contains detailed, up-to-date specifications on our complete optoelectronic product line. It is divided into five major product sections: Emitters/Detectors, Fiber Optics,

Optocouplers, LED Lamps, and LED Displays. A special section which includes all of the latest application notes in full-length version follows the Displays product section. Hewlett-Packard Sales and Service Offices are listed on pages 475-478 and the Hewlett-Packard Components Franchised Distributors and Representatives Directory can be found on pages 472-474,

### How to Use This Catalog

Three methods are incorporated for locating components:

- a Table of Contents with tabs that allow you to locate components by their general description
- a Numeric Index that lists all components by part number and,
- a Selection Guide for each product group giving a brief overview of the product line,

## How to Order

All Hewlett-Packard components may be ordered through any of the Sales and Service Offices listed on pages 475-478.

In addition, for immediate delivery of Hewlett-

Packard optoelectronic components, contact any of the world-wide stocking distributors and representatives listed on pages 472-474.

### Warranty

HP's Components are warranted against defects in material and workmanship for a perlod of one year from the date of shipment. HP will repair or, at its option, replace Components that prove to be defective in material or workmanship under proper use during the warranty period. This warranty extends only to HP customers.

No other warranties are expressed or implied, including but not limited to, the implied warranties or merchantability and fitness for a particular purpose. HP is not liable for consequential damages.



Table of Contents

Numeric Index xIV
Emitters/DetectorsEmitter and Detector Systems: Features, Advantages, Benefits2Emitters and Detectors: Features, Advantages, Benefits3Optical Scanner4Digital Bar Code Wand10Emitters and Detectors16
Fiber Optics         26           Features, Advantages, Benefits         28           Transmitters         36           Cables         40
Optocouplers         44           Selection Guide         44           High Speed Optocouplers         46           High Gain Optocouplers         72           AC/DC to Logic Interface Optocoupler         84           Hermetic Optocoupler         90
Solid State Lamps  Selection Guide
Solid State Displays Selection Guide
High Reliability Introduction
Applications information Application Bulletins, Notes and Manual Listing
Appendix HP Components Franchised Distributor and Representative Directory



## Alphanumeric Index

HCPL-2502	46	HDSP-3S31 190
HCPL-2530	50	HDSP-3S33
HCPL-2531	50	HDSP-3S36190
HCPL-2601	S8	HDSP-3730
HCPL-2602	62	HDSP-3731
HCPL-2630	68	HDSP-3733
HCPL-2730	76	HDSP-3736
HCPL-2731	76	HDSP-4030
HCPL-3700	84	HDSP-4031 190
HDSP-2000	253	HDSP-4033190
HDSP-2001	257	HDSP-4036
HDSP-2010	261	HDSP-4130 190
HDSP-2416	26S	HDSP-4131190
HDSP-2424	26S	HDSP-4133
HDSP-2432	265	HDSP-4136 190
HDSP-2440	265	HDSP-6300 277
HDSP-2470	265	HDSP-6S04 282
HDSP-2471	26S	HDSP-6S0S 282
HDSP-2472	265	HDSP-6S08 282
HDSP-3400	204	HDSP-6509 282
HDSP-3401	204	* HDSP-8716 288
HDSP-3403	204 +	+ HDSP-8724 288
HDSP-3405	204	* HDSP-8732 288
HDSP-3406	204	* HDSP-8740 288
HDSP-3530	190	HEDS-1000 4

'HEDS-3000 10	*HLMP-2770
HLMT-3300 16	*HLMP-2785
HLMT-6000 18	*HLMP-2800
HFBR-0010 27	*HLMP-2820
HFBR-1001	* HLMP-2835 139
* HFBR-1002 32	* HLMP-2855
HFBR-2001 36	* HLMP-2870 139
* HFBR-3000 40	* HLMP-2885 139
HLMP-0300 127	*HLMP-3105 157
HLMP-0301 127	* HLMP-3112 157
HLMP-0400 127	* HLMP-3600 155
HLMP-0401	* HLMP-3650 155
HLMP-0500	* HLMP-3680 155
HLMP-0501 127	HLMP-6203 153
HLMP-1300 123	HLMP-6204 153
HLMP-1301 123	HLMP-6205 153
HLMP-1302	HLMP-6600 163
HLMP-1400	HLMP-6620 163
HLMP-1401	HPBK-1000 314
HLMP-1402 123	[ANTXIN5765 165
HLMP-1500	ANTX1N6092 165
HLMP-1501	JANTXIN6093 165
HLMP-1502	JANTXIN6094 165
HLMP-2300	JAN1N5765 165
HLMP-2350	IAN1N6092 165
HLMP-2400	JAN1N6093 165
HLMP-2450	JAN1N6094
HLMP-2500	MI9500/5t9-01 165
HLMP-2550	MI9500/519-02 165
* HLMP-2600	MI9500/520-01
* HLMP-2620	MI9500/520-02
* HLMP-2635	MI9500/521-01 165
*HLMP-2655	MI9500/521-02 165
*HLMP-2670	1N5765 165
* HLMP-2685	1N6092 165
* HLMP-2700	IN6093 165
* HLMP-2720	1N6094 165
* HLMP-2735	*4N55 98
* HLMP-2755	* 4N55-TXV 98
	* 4N55-TXVB 98

<sup>\*</sup> New Product,

5082-4100 131	5082-4695117
5082-4101 131	5082-4707
5082-4150 131	5082-4732
5082-4160 131	5082-4787 165
5082-4190	5082-4790117
5082-4203 20	5082-4791 117
5082-4204 20	5082-4850 145
5082-4205	5082-4855145
5082-4207 20	5082-4860
5082-4220 20	5082-4880 147
5082-4403 147	5082-4881 147
5082-4415	5082-4882 147
5082-4440 147	5082-4883 147
5082-4444 147	5082-4884
5082-4468 159	5082-4885
5082-4480	5082-4886 147
5082-4483	5082-4887 147
5082-4484	5082-4888
5082-4486	5082-4950113
5082-4487 149	5082-4955113
5082-4488	5082-4957113
5082-4494 145	5082-4958113
5082-4550113	5082-4987
5082-4555	5082-4990
5082-4557 113	5082-4992
5082-4558	5082-4995
5082-4587 165	5082-4997
5082-4590 117	5082-7010 241
5082-4592	5082-7010 241
5082-4595117	5082-7100
5082-4597117	5082-7101
5082-4650	5082-7102 300
5082-4655	5082-7240
5082-4657113	5082-7241 224
5082-4658 113	5082-7265
5082-4687 165	5082-7275
5082-4690	5082-7285 228
5082-4693	5082-7295
5082-4694117	5082-7293
ARCE TONE TONE TONE TONE TONE TONE TONE TON	3002-1300

<sup>\*</sup> New Product.

5082-7302 232	5082-7631 180
5082-7304 232	5082-7633
5082-7340 232	5082-7636 180
5082-7356 236	5082-7650 185
5082-7257 236	5082-7651
5082-7358 236	5082-7652
5082-7359 236	5082-7653
5082-7391 247	5082-7656
5082-7392	5082-7660
5082-7393	5082-7661
5082-7395	5082-7662
5082-7402 208	5082-7663
5082-7403 208	<b>5082-7</b> 666
5082-7404 208	<b>5082-7</b> 670 185-
5082-7405	5082-7671 185
5082-7412 208	5082-7672
5082-7413 208	5082-7673
5082-7414 208	<b>5082</b> -7676
5082-7415 208	5082-7730 196
5082-7432 212	5082-7731 196
5082-7433 212	5082-7732
5082-7440 216	5082-7736
5082-7441 216	5082-7740 196
5082-7442 216	5082-7750 200
5082-7444 216	5082-7751
5082-7445 216	5082-7752 200
5082-7446 216	5082-7756
5082-7447 216	5082-7760
5082-7448 216	6N134 90
5082-7449 216	6N134-TXV
5082-7610 180	6N134-TXVB
5082-7611 180	6N135
5082-7613 180	6N136 46
5082-7616	
5082-7620 180	6N137 54
5082-7620 180	6N138 72
5082-7623 180	6N139 72
	*6N140
5082-7626 180	*6N140-TXV
5082-7630 180	* 6N140-TXVB 94

<sup>\*</sup> New Product.





## Emitters/Detectors

•	Emitter and Detector Systems: Features, Advantages, Benefits	2
•	Emitters and Detectors: Features, Advantages, Benefits	2
•	Optical Scanner	
•	Digital Bar Code Wand	
•	Emitters and Detectors	

## **Emitter/Detector Systems**

Features

Advantages

Benefits

#### HEDS-1000 HIGH RESOLUTION OPTICAL REFLECTIVE SENSOR

Focused optics

Gives higher resolution

Less error

No precision alignment of discrete components

Visible light source

Can detect most colors

Not limited to black & white.

patterns and objects

Photo IC detector

A. Faster response time

B. Speed, linearity, and

A. Can detect more transitions

in less time

Standard TO-5 package

gain options available Mounting hardware

B. Simplified interface electronics

Easy to mount and use

Sealed package

readily available Moisture resistant

Reliable operation in indoor/

outdoor environments

Detector IC operates from single ended 3.5V to 20V power supply

Compatible with all IC

technologies

Easy to use

Fully integrated, assembled and tested

No precision alignment required

Easy to use Faster design-in

Performance fully specified

and guaranteed

System design simplified

Assured performance

#### HEDS-3000 DIGITAL BAR CODE WAND

Digital output

No analog signal conditioning circuitry

required

Low digitizing error

needed

Microprocessor compatible

High percentage Good reads

Increased throughput

Push-to-read switch

Conserves power No strobing circuitry Longer battery life in portable systems

Guaranteed performance

System design simplified Compatible with standard Easy to use Easy to use

Single supply operation

digital systems Minimizes operator fatigue

Increased throughput

Lightweight stylized plastic case

Custom options

Styling to match customer's products OEM product image enhanced

available

## **Emitters**

#### Features

Near IR emission

Functions with most silicon phototransistors and photodiodes

Plastic Package

HEMT 3300 uses isotropic LED chip

HEMT 6000 uses surface emitter LED chip

HEMT 6000 has offset wirebond

### Advantages

Visible

Easy to use

Low cost

Provides floodlight type beam

Provides bright spot of light

Active area of the chip is not masked or shadowed

### Benefits

Facilitates alignment

Cost effective implementation

Cost effective implementation

Well suited for applications that require a large area to be irradiated

Facilitates focusing light on active area of photodetector

Facilitates use with fiber optics

## Detectors (PIN Photodiodes)

#### Features

Offset wirebond

All HP PIN photodiodes have anti-reflective coating

Wide spectral response (ultraviolet through IR)

Low junction capacitance ULTRA Linear

## Advantages

Can be used with fiber optics

Converts more incident radiation (light) Into photocurrent

A single device can cover the light spectrum plus UV and IR

Wide bandwidth

Permits operation over 10 decades

### Benefits

Fiber can be placed directly over active area

High Responsivity

Works with a variety of sources

Can detect high speed pulses Eliminates the need for equalization



## HIGH RESOLUTION OPTICAL REFLECTIVE SENSOR

HEDS-1000

TECHNICAL DATA MARCH 1980

## **Features**

- FOCUSED EMITTER AND DETECTOR
  IN A SINGLE PACKAGE
- HIGH RESOLUTION .190mm SPOT SIZE
- 700nm VISIBLE EMITTER
- LENS FILTERED TO REJECT AMBIENT LIGHT
- TO-5 MINIATURE SEALED PACKAGE
- PHOTODIODE AND TRANSISTOR OUTPUT
- SOLID STATE RELIABILITY

## Description

The HEDS-1000 is a fully integrated module designed for optical reflective sensing. The module contains a ,178mm (.007 in.) diameter 700nm visible LED emitter and a matched I.C. photodetector, A biturcated aspheric lens is used to image the active areas of the emitter and the detector to a single spot 4.27mm (0.168 in.) in front of the package. The reflected signal can be sensed directly from the photodiode or through an internal transistor that can be contigured as a high gain amplifier.

## **Applications**

Applications include pattern recognition and verification, object sizing, optical limit switching, techometry, textile thread counting and dafact delection, dimensional monitoring, line locating, mark, and ber code scanning, and paper edge detection.



## Mechanical Considerations

The HEDS-1000 is packaged in a high profite 8 pin TO-5 metal can with a glass window. The emitter and photodetector chips are mounted on the header at the base of the package, Positioned above these active elements is a bifurcated aspheric acrylic lans that locuses them to the same point.

The sensor can be rigidly secured by commercially available two plece TO-5 style heat sinks, such as Thermatiloy 2205, or Aavid Engineering 3215. These flatures provide a stable reference platform and their tapped mounting holes allow for aase of affixing this assembly to the circuit board.

## Package Dimensions




## **Electrical Operation**

The detector section of the sensor can be connected as a single photodiode, or es a photodiode transistor emplifier. When photodiode operation is desired, it is recommended that the substrate diodes be defeated by connecting the collector of the transistor to the positive potential of the power supply and shorting the base-emitter junction of the transistor. Figure 15 shows photocurrent being supplied from the anode of the photodiode to en inverting input of the operational amplifier. The circuit is racommended to Improve the reflected photocurrent to stray photocurrent ratio by keeping the substrate diodes from acting as photodiodes.


The cathode of the 700nm emitter is physically and electrically connected to the case-substrate of the device. Applications that require modulation or switching of the LED should be designed to have the cathode connected to the electrical ground of the system. This insures minimum capacitive coupling of the switching translents through the substrate diodes to the detector amplifier section.

The HEDS-1000 detector also includes an NPN transistor which cen be used to increase the output current of the sensor. A current feedbeck amplifier as shown in Figure 6 provides moderate current gain and blas point stability.

#### SCHEMATIC DIAGRAM



#### CONNECTION DIAGRAM



PIN	FUNCTION
1	TRANSISTOR COLLECTOR
2	TRANSISTOR BASE, PHOTODIODE ANODE
3	PHOTODIODE CATHODE
4	LED CATHODE, SUBSTRATE, CASE
5	NC
6	LED ANODE
7	NC
8	TRANSISTOR EMITTER

## Absolute Maximum Ratings at TA=25°C

Parameter	Symbol	Min.	Max.	Units	Fig.	Notes
Storage Temperature	Tŝ	-40	+75	°C		
Operating Temperature	TA	-20	+70	°C		
Lead Soldering Tempereture 1.6mm from Sealing Plane			250 for t0 sec.	°C		11
Average LED Forward Current	le		50	mA		2
Peak LED Forward Current	lepk		75	mΑ	1	1
Reverse LED Input Voltage	VR		5	٧		
Package Power Dissipation	PP		120	mW		3
Collector Output Current	lo		8	mA		
Supply and Output Voltage	Vo.Vo.VE	-0.5	20	V		10
Transistor Base Current	1a		5	mA		
Trensistor Emitter Base Vottage	Ves		5	V		

## System Electrical/Optical Characteristics at $T_A=25\,^{\circ}C$

Parameter	Symbol	Min.	Тур.	Max.	Units	Conditions	Fig.	Note
				375		TA=-20° C		
Total Pholocurrent (fpa+lps)	lp.	100	140	250	nA	TA=25°C IF=35mA, V0=Vc=5V	2,3	4
		50	T <sub>A</sub> =70° C	T <sub>A</sub> =70° C	15			
Reflected Photocurrent (Ips) to Internal Stray Photocurrent (Ips)	IPS IPS	4	6.5			t <sub>F</sub> =35mA, V <sub>C</sub> =V <sub>D</sub> =6V	3	
Transistor DC Static Current Transfer Ratio	h <sub>FE</sub>	100	200			T <sub>A</sub> =-20° C V <sub>CE</sub> =5V, I <sub>C</sub> =10μA	4.5	
Slew Rate			.08		V/µs	$R_L=100K$ $I_{PK}=50mA$ $R_F=10M$ $I_{ON}=100\mu s$ , Rate = 1kHz	6	
Image Diameter	d		.17		mm	$f_F=35mA_1 = 4.27mm (0.168in.)$	8,10	8,9
Maximum Signal Point	Q	4.02	4.27	4.52	mm	Measured from Reference Plane	9	
50% Modulation Transfer Function	MTF		2,5		Inpr/mm	1=35mA, ℓ =4.27mm	10,11	5.7
Depth of Focus	PMHM 9		1.2		mm	50% of Ip at 2=4 27mm	9	5
Effective Numerical Aperature	N.A.		.3					
Imaga Locallon	D		.51		mm	Dlameter Reference to Centarline £=4.27mm		6
Thermal Resistance	910		85		°C/W			

## Detector Electrical/Optical Characteristics at TA=25°C

Parameter	Symbol	Min.	Тур.	Max.	Units		Conditions	Fig.	Note
Dark Current	IPD		5	120 10		TA=25° C	tr=0, Vo=5V; Reflection=0%		
Capacitance	Co		45		pF	V <sub>0</sub> =0V, I <sub>P</sub> =	0V, Ip=0, f=1MHz		
Flux Responsivity	Rφ		.22		A W	λ=700nm, Vp=5V		12	
Detector Area	AD	-	.160		mm <sup>2</sup>	Square, wit	th Length=.4mm/Side		

## Emitter Electrical/Optical Characteristics at T<sub>A</sub>=25°C

Parameter	Symbol	Min.	Тур.	Max.	Units	Conditions	Fig.	Note
Forward Vollage	VF		1.6	1,8	V	Ir=35mA	13	
Reverse Breakdown Voltage	BVR	5			٧	In=100μA		
Radiant Flux	ΦE	5	9.0		μW	lg=35mA, λ=700nm	14	
Peak Wavelength	λp	680	700	720	nm	Iε=35mA	14	
Thermal Resistance	(A)C		150		°C/W			
Temperature Coelficiant of VF	ΔVF/ΔΤ		-1,2		mV/®C	Is=36mA		

## Transistor Electrical Characteristics at T<sub>A</sub>=25°C

Parameter	Symbol	Min.	Тур.	Mex.	Unita	Conditions	Fig.	Note
Collector-Emitter Leakage	Iceo		1		ρA	V <sub>CE</sub> =5V		
Base-Emiller Vollage	VBE		.6		V	Ic=10µA, Is=70nA		
Collector-Emitter Saturation Voltage	VCEISAT:		4		v	I <sub>B</sub> =1 <sub>μ</sub> A, I <sub>E</sub> =10 <sub>μ</sub> A		
Collector-Base Capacitence	Ccs		,3		ρF	t=1MHz, Vcs=5V		
Base-Emitter Capacitance	CBE		.4		pF	f=1MHz, VBE=0V:	·. ·	.2
Thermal Resistance	0JC		200		°G/W			

#### NOTES:

- 1. 300µs pulse width, 1 kHz pulse rate.
- 2. Derale Maximum Average Current linearly from 65°C by 6mA/°C.
- 3. Wilhout heat sinking from TA = 65° C, detelle Meximum Average Power linearly by 12mW/° C.
- 4. Measured from a reflector coated with a 99% reflective white paint (Kodek 6080) positioned 4.27mm (0.168 in.) from the reference plane,
- 5. Peak-Io-Peak response to black and white ber patterns.
- Center of maximum signal point image fles within a circle of diameter D relative to the center line of the package. A second emitter image (through the detector lene) is also visible. This image does not affect normal operation.
- 7. This measurement is made with the tens cusp parallel to the black-white transition.
- 8. Image size is delined as the distance for the 10%-90% response as the sensor moves over an abrupt black-white edge.
- 9. (+) indicates an increase in the distance from the reflector to the reference piene.
- 10. All voltages referenced to Pin 4.
- 11. CAUTION: The thermal constraints of the acrylic lens will not permit the use of conventional wave soldering procedures. The typical preheat and post cleaning temperatures and dwell times can subject the lens to thermal stresses beyond the absolute maximum ratings and can cause it to detocus.




Figure 3. Maximum Tolerable Peak Current vs. Pulse Duration




Figure 2. Relative Total Photocurrent vs. LED DC Forward Current




Figure 3. Ip Test Circuit




Figure 4. Normelized Transistor DC Forward Current Geln ve. Base Current at Temperature




Figure 5. Common Emitter Collector Characteristics




Figure 6. Slaw Rate Measurement Circuit




Figure 7. Image Location




Figure 8. Image Size vs. Meximum Signel Point




Figure 9, Reflector Distance vs. % Reflected Photocurrent




Figure 10. Step Edge Response




Figure 12. Detector Spectral Response




Figure 14, Relative Radiant Flux vs. Wavelength




Figure 11, Modulation Transfer Function




Figure 13. LED Forward Current vs. Forward Voltage Characteristics





Figure 15. Photodiode Interconnection



## DIGITAL BAR CODE WAND

HEOS-3000

TECHNICAL DATA MARCH 1980

## **Features**

- 0.3 mm RESOLUTION Enhances the Readability of dot matrix printed bar codes
- DIGITAL OUTPUT
   Open Collector Output Compatible with TTL and CMOS
- PUSH-TO-READ SWITCH Wand Consumes Power Only When Switch is Depressed
- SINGLE SUPPLY OPERATION
- STYLIZED CASE
- DURABLE LOW FRICTION TIP
- SOLID STATE RELIABILITY Uses LED and IC Technology

## Description

The HEDS-3000 Digital Bar Code Wand is a hand held scanner with Integral push-to-read switch. It is designed to read all common bar code formats that have the narrowest bars printed with a nominal width of 0.3 mm 0.012 in... The wand contains an optical sensor with a 700 nm visible light source, photo IC detector, and precision aspheric optics. Internal signal conditioning circultry converts the optical information into a logic level pulse width representation of the bars and spaces.

The HEDS-3000 comes equipped with a push-to-read switch which is used to activate the electronics, and strain relieved 104 cm (41 ln), cord with nine-pin subminiature D-style connector.




## **Applications**

The Digital Bar Code Wand is an eflective alternative to the keyboard when used to collect information in self-contained blocks. Bar code scanning is faster than key entry and also more accurate since most codes have check-sums built-in to prevent incorrect reads from being entered.

Applications include remote data collection, ticket identification systems, security checkpoint verification, file folder tracking, inventory control, identifying assemblies in service, repair, and manufacturing environments, and programming appliances, intelligent instruments and personal computers.

## Wand Dimensions



## Recommended Operating Conditions

Parameter	Symbol	Min.	Max.	Units	
Bar Width	s, b	0.3		mm	
Scan Velocity	Vscan	7.6	78	cm/s	
Contrast	PCS	70		96	
Supply Vollage	Vs	3,6	5.75	٧	
Temperature	TA	0	55	°C	
Orlentation		See Fig	ure 1		

## **Electrical Operation**

The HEDS-3000 consists of a precision optical sensor, an analog amplifier, a digitizing circuit, and an output transistor. These elements provide a TTL compatible output from a single voltage supply range of 3.6V to 5.75V. A non-reflecting black bar results in a logic high (1 level, while a reflecting white space will cause a logic low (0 at the Vo connection (pin 2). The output of the HEDS-3000 is an open collector transistor.

A push-to-read switch is used to energize the 700 nm LED emitter and efectronic circultry. When the switch is initially depressed, its contact bounce may cause a series of random pulses to appear at the output, Vo. This pulse train will typically settle to a final value within 0.5 ms.


## **Absolute Maximum Ratings**

Parameter	Symbol	Min.	Max.	Units	Notes
Storage Temperature	Ts	-20	55	°C	t
Operating Temperature	TA	0	55	°C	
Supply Voltage	Vs	-0.5	6.0	V	2
Output Transistor Power	PT		200	mW	
Output Collector Voltage	: Vo		20	٧	

## Electrical Characteristics ${}_{1}V_{S}=3.6V$ to 5.75V at $T_{A}=25^{\circ}$ C, $R_{L}=2.2k\Omega$ , unless otherwise noted

Parameter	Symbol	Min.	Typ.	Max.	Units	Conditions		Notes
Switch Bounce	tsb		0.5	5	ms			3
High Level Qutput Current	Іон			-400	μΑ	VoH = 2.4V, Bar Condition (Black)	3	
Low Level Output Current	loL			16	mA	Vol = 0 4V, Space Condition (White)	3	
Output Rise Time	t <sub>r</sub>		2		μS	10%-90% Transition	3	
Outpul Fall Time	tf		2		μз	90%-10% Transition	3	
Supply Current	ls			50	mA	Vs = 5V, Bar Condition (Black)		2,4

## **Block Diagram**



## **GUARANTEED WIDTH ERROR PERFORMANCE**

'Vs = 5V, TA = 0°C to 55°C, Rt = 2.2kΩ, unless otherwise noted:

Parameter		Symbol	Min.	Тур.	Max.	Units		Conditions	Fig.	Notes
		361		0.08 (3.2)	0.11 r4 5	mm in.x10 <sup>-3</sup> 1	T <sub>A</sub> =25° C			5 7.8
Bar Width				0.10 (3.8)	0 14 r5.5		TA = 0° to 55°C	Tilt ≈ 0° v <sub>scan</sub> = 50 cm/s Standard Test Tag Preferred Orientation	1,2	9.10 11 6,7 8,9
Error		lor Ab	-0.01, 1-0,2	0.05 (1.8)	0.09 (3.5)	mm - in-x10 <sup>-3</sup> '	TA=25° C			
	Interlor		-0.02 (-0.6)	0.05 (2.0)	0.10 (3.9)		T <sub>A</sub> = 0° to 55° C			10,1
							0 10 00 0	_ b=s=0.3mm	1,2	6.7
Space			0.0 (0.0)	-0.05   -1.8	-0.09 (-3.5)	mm -		2b=2s=0 6mm 0.024 ln.	6.11	8,10
Width	Interior	72	0.0   0.0	-0.05 -20	-0 10 (-3 9	in,x10 <sup>-3+</sup>	T <sub>A</sub> = 0° to 55° C			71
Tag Scan V	/elocity	Vscan	7.6		76	cm/s	5		9	7
Emitter Pea Wavelength		λ		700		LHU	T <sub>A</sub> =25° C			

#### TYPICAL WIDTH ERROR PERFORMANCE (Vs = 5V, TA = 25°C, RL = 2,2kΩ,unless otherwise noted)

Parameter	r		Symbol	Typical WE Tilt = 0° Herght = 0.25mm	Typical WE Tilt = 30° Height = 0.0mm	Units	Conditions	Fig.	Notes
	From	To	Δbı			mm		1,2	5.7.8
	Margin	1 st		0.08 (3.2)	0.11 4,2)	m.x10 <sup>-3</sup>		112	
Dan	15	1b	∆b 1-1	0.03 1.2	0.04 (1.6)	mm /in.x10 <sup>-3</sup>		1,2	6.7.8
Bar Width Error	2s	†a	7p5-4	0.06 (2.5)	0.07 (2.9)	mm un.x10 <sup>-3</sup>	Margin ≥ 5mm 10=1s=0.3mm 2b=2s=0.6mm TA=25° C Vs=5V	1,2	6,7,8
	19	2b	201-2	0.02 (0.9)	0 02 (0 7)	mm (ln.x10 <sup>-31</sup>		1,2	6,7,8
	2s	2b	7p5-5	0.05 (1.9)	0.05 (2.1)	ram (in,x10 <sup>-3</sup> )		1,2	6,7,8
	1b	18	∆s (→1	~0:04 (±1.4)	-0.04 (-1.4)	₹m.×10-31	V <sub>scan</sub> ≃50cm/s Preferred Orlentation Slandard Tesl Tag	1,2	6,7.8
Space Width	26	15	∆\$2→1	-0.03 (-1 0)	-0.03 (-1.1)	mm in,x10 <sup>-3</sup>		1,2	6,7,8
Error	1b	2s	∆s <sub>1-2</sub>	-0.07 -2.71	-0.08 ;-3.3	mm in.x10 <sup>-3</sup>		1,2	6.7,8
	2b	25	∆s2—2	-0.06 t-2.41	-0 062 4	mm :in.x10 <sup>-3-</sup>		1,2	6,7,8

#### Notes:

- Storage Temperature is dictated by Wand case.
- 2. Power supply ripple and noise should be less than 100 mV.
- Switch bounce causes a series of sub-millisecond pulses to appear at the output, Vo.
- Push-to-Read switch is dopressed, and the Wand is placed on a non-reflecting (black) surface.
- The margin refers to the reflecting (white) space that preceeds the tirst bar of the bar code.
- The interior bars and spaces are those which tollow the first bar of bar code tag.
- The standard test tag consists of black bars, white spaces '0.3
  mm, 0.012 in. min.! photographed on Kodagraph Transtar
  TC5® paper with a print contrast signal greater than 0.9.
- 8. The print contrast signal (PCS) is defined as: PCS = (R<sub>w</sub> R<sub>b</sub>) /R<sub>w</sub>, where R<sub>w</sub> is the reliectance at 700 nm from the white spaces, and R<sub>b</sub> is the reflectance at 700 nm for the bars.
- 9. 1.0 in. = 25.4 mm. 1 mm = 0.0394 in.
- Tha Wand is in the preferred orientalion when the surface of the switch button is parallel to the height dimension of the bar code.

### **OPERATION CONSIDERATIONS**

The HEDS-3000 resolution is specified in terms of a berend space Width Error, WE. The width error is defined as the difference between the calculated bar (space) width, B, (S), and the optically measured ber (space) widths, b (s). When a constent scan velocity is used, the width error can be calculated from the following:

B = to Vscan

S = ts · Vscen

 $\Delta b = B - b$ 

 $\Delta s = S - s$ Where

Ab, As= ber, space Width Error (mm)

b, s = optical bar, space width (mm)

B, S = calculated bar, space width (mm).

v<sub>scen</sub> = scen velocity (mm/s)

 $t_b$ ,  $t_b = wand pulse width output(s)$ 

The megnitude of the width error is dependent upon the width of the bar (spece) preceding the space (bar) being measured. The Guarenteed Width Errors are specified as a maximum for the margin to first bar transition, as well as, maximums end minimums for the bar and space width errors resulting from transitions internal to the body of the bar code cherecter. The Typical Width Error Performence specifies ell possible transitions in a two level code (e.g. 2 of 5). For exemple, the  $\Delta b_{2\rightarrow1}$  Width Error specifies the width error of e single bar module (0.3 mm) when preceded by a double space module (0.6 mm).

The Ser Width Error  $\Delta b$ , typically has a positive polerity which causes the celculated bar, B, to appear wider than its printed counterpart. The typical negative polarity of the Space Width Error  $\Delta s$ , causes the measured spaces to appear nerrower. The consistency of the polarity of the bar and space Width Errors suggest decoding schemes which everege the measured bars and measured spaces

within e character. These techniques will produce a higher percentage of good reads.

The Wand will respond to a bar code with e nominal module width of 0.3 mm when it is scanned at tilt engles between 0° and 30°. The optimum performance will be obtained when the Wand is held in the preferred orientation (Figure 1), tilted at an angle of 10° to 20°, and the Wend tip is in contact with the tao. The Wand height, when held normal to the tag, is measured from the tip's eperture, and when it is tilted it is measured from the tip's surface closest to the tag. The Width Error is specified for the preferred orientation, and using a Standard Test Tag. consisting of black bars and white spaces. Figure 2 illustrates the rendom two level bar code lag. The Slandard Test Tag is photographed on Kodegreph Transtar TC5® paper with a nominel module width of 0.3 mm (0.012 in.) and a Print Contrast Signel (PCS) of greeter than 90%.



BAR WIDTH 0.3 mm (0.012 in.) BLACK & WHITE

RWHITE > 75%, PCS > 0.9 KODAGRAPH TRANSTAR TC5\* PAPER

Figure 2, Standard Test Tag Format.



Figure 1, Preferred Wand Orientation.




Figure 3. Recommended Logic Interface.

## Typical Performance Curves (R<sub>L</sub> = 2.2kΩ)




Figure 4. Width Error vs. Till (Preferred Orientation),




Figure 6. Width Error vs. Height (Preferred Orientation).




Figure 8. Width Error vs., Bar Width.




Figure 5, Width Error vs. Tilt (Any Orientation).




Figure 7, Width Error vs. Height (Any Orientation).




Figure 9. Width Error vs. Scan Velocity.




Figure 10, Width Error vs. Supply Voltage.

### MECHANICAL CONSIDERATIONS

The HEDS-3000 Includes a standard nine pin D-style connector with Integral squeeze-to-release retantion mechanism. Two types of receptacles compatible with the retention mechanism are available from AMP Corp. (Printed circuit header: 745001-2 Panel mount: 745018, body: 66570-3, pins). Panel mount connectors that are compatible with the HEDS-3000 connector, but do not include the retention mechanism, are the Molex A7224, and AMP 2074-56-2.

### MAINTENANCE CONSIDERATIONS

While there are no user serviceable parts inside the Wand, the tip should be chacked periodically for wear and dirt, or obstructions in the aperture. The tip aperture is designed to reject particles and dirt but a gradual degradation in performance will occur as the tip wears down, or becomes obstructed by foreign materials.

Before unscrawing the tip, disconnect the Wand from tha system power source. The aperture can be cleaned with a cotton swab or similar device and a liquid detergent.

The glass window on the sensor should be inspected and cleaned if dust, dirt, or fingerprints are visible. To clean that sensor window dampen a lint free cloth with a liquid cleaner, then clean that window with the cloth taking card not to disturb the orientation of the sensor. DO NOT SPRAY CLEANER DIRECTLY ON THE SENSOR OR WAND.





Figure 11. Width Error ve. Temperature.



Flaure 12. Wend Tip.

Aftar cleaning the tip aperture and sensor window, tha tip should be gently and securely scrawed back into the Wand assembly. The tip should be raplaced it there are visible indications of wear such as a disfigured, or distorted aperture. The part number for the Wand tip is HEDS-3001, it can be ordered from any Hawlatt-Packard parts canter or franchised Hewlett-Packard distributor.

#### **OPTIONAL FEATURES**

The wand may also be ordered with the following special features:

- 193 color options
- . Customer specified label
- No label
- · Heavy duty retractable collad cord
- No connector
- . No switch button

For more information, call your local Hawlett-Packard sales office or franchised distributor.





Figure 13. Connector Specifications.



## 670nm HIGH RADIANT INTENSITY EMITTER

HEMT-3300

TECHNICAL DATA MARCH 1980


## **Features**

- HIGH EFFICIENCY
- NONSATURATING OUTPUT
- NARROW BEAM ANGLE
- VISIBLE FLUX AIOS ALIGNMENT
- BANDWIDTH: OC TO 3 MHz
- IC COMPATIBLE/LOW CURRENT REQUIREMENT

## Description

The HEMT-3300 is a visible, near-IR, source using a GaAsP on GaP LED chip optimized for maximum quantum efficiency at 670 nm. The emitter's beam is sufficiently narrow to minimize stray flux problems, yet broad enough to simplify optical alignment. This product is suitable for use in consumer and industrial applications such as optical transducers and encoders, smoke detectors, assembly line monitors, small parts counters, paper tape readers and fiber optic drivers.

## Package Dimensions



## Electrical/Optical Characteristics at TA=25°C

Symbol	Description	Min.	Тур.	Max,	Units	Test Conditions	Figure
le	Axial Radiant Intensity	200	500		μW/sr	l <sub>∈</sub> = 10 mA	3,4
Ke	Temperature Coefficient of Intensity		-0,009		%C-1	I <sub>F</sub> = 10 mA, Note 1	96) ·
nv	Luminous Efficacy		22		lm/W	Note 2	
2Θ%	Half Intensity Total Angle		22		deg,	Note 3, I <sub>F</sub> = 10 mA	6
λ <sub>PEAK</sub>	Peak Wavelength		670		nm	Measured at Peak	1
Δλ <sub>ΡΕΑΚ</sub> /ΔΤ	Spectral Shift Temperature Coefficient		0,089		nm/°C	Measured at Peak, Note 4	
<sup>‡</sup> r	Output Rise Time (10% 90%)		120		ns	IPEAK = 10 mA	
t <sub>f</sub>	Output Fall Time (90% – 10%)		50		ns	I <sub>PEAK</sub> = 10 mA Pulse	
Co	Capacitance		15	- 1	ρF	V <sub>F</sub> = 0; f = 1 MHz	
BVR	Reverse Breakdown Voltage	5,0			V'	I <sub>R</sub> = 100 μA	18
VF	Forward Voltage 🧠		1,9	2.5	V	I <sub>F</sub> = 10 mA	- 2
$\Delta V_F/\Delta T$	Temperature Coefficient of V <sub>F</sub>		-2.2		mV/°C	I <sub>F</sub> = 100 μA	
Θ <sub>JC</sub>	Thermal Resistance		160		°CW	Junction to cathode lead at seating plane.	

Notes: 1.  $I_e[T] = I_e[25^{\circ}C] \exp |K_e|T - 25^{\circ}C]|2$ .  $I_v = n_v I_e$  where  $I_v$  is in candela,  $I_e$  in watts/steradian and  $n_v$  in lumen/watt.

3.  $\Theta_N$  is the off-axis angle at which the radiant intensity is half the axial intensity. The deviation between the mechanical and optical axis is typically within a conical half-angle of five degrees. 4.  $\lambda_{PEAK}(T) = \lambda_{PEAK}(25^{\circ}C) + (\Delta\lambda_{PEAK}/\Delta T) \{T - 25^{\circ}C\}$ .

## Maximum Ratings at T<sub>A</sub>=25°C

Power Dissipation 120 mW
(derate linearly from 50°C at 1.6 mW/°C)
Average Forward Current
(derate linearly from 50°C at 0.4 mA/°C)
Peak Forward Current See Figure 5
Operating and Storage
Temperature Range55°C to +100°C
Lead Soldering Temperature 260° C for 5 sec.
(1.6 mm [0.063 inch] from body)





Figure 1. Relative Intensity versus Wavelength,



Fignia 2. Forward Current versus Forward Voltage.




Figure 3. Relative Radiant Intensity versus Forward Current.




Figure 4. Retative Efficiency (Radiant Intensity per Unit Current) versus Peak Current,




Figure 5. Maximum Tolerable Peak Current versus Pulse
Duration, IIDC MAX as per MAX Ratings)




Figure 6. Far-Field Radiation Pattern.



## 700nm HIGH INTENSITY SUBMINIATURE EMITTER

HEMT-6000


TECHNICAL DATA MARCH 1980

#### **Features**

- HIGH RADIANT INTENSITY
- NARROW BEAM ANGLE
- NONSATURATING OUTPUT
- BANDWIDTH: DC TO 5 MHz
- IC COMPATIBLE/LOW CURRENT REQUIREMENT
- VISIBLE FLUX AIDS ALIGNMENT

## Description

The HEMT-6000 uses a GaAsP chip designed for oplimum tradeoff between speed and quantum efficiency. This optimization allows a flat modulation bandwidth of 5 MHz without peaking, yet provides a radiant flux level comparable to that of 900nm IREDs. The subminiature package allows operation of multiple closely-spaced channels, while the narrow beam angle minimizes crosstatk. The nominal 700nm wavelength can offer spectral performance advantages over 900nm IREDs, and is sufficiently visible to aid optical alignment. Applications include paper-tape readers, punch-card readers, bar code scanners, optical ancoders or transducars, interrupt modules, safety interlocks, tape loop stabilizers and fiber optic drivers.



## Maximum Ratings at T<sub>A</sub>=25°C

Power Dissipation 50 mW (derate linearly from 70°C @ 1.0mW/°C)

Average Forward Current 20 mA (derate linearly from 70°C @ 0.4mA/°C)

Peak Forward Current See Figure 5

Operating and Storage Temperature Ranga -55° to +100°C

Lead Soldering 260°C for 5 sec. [1.6 mm (0.063 ln.) from body]




Figure 1. Relative Intensity versus Wavelength.

# Electrical/Optical Characteristics at $T_A=25^{\circ}C$

Symbol	Description	Min.	Тур.	Max.	Units	Test Conditions	Fig
l <sub>e</sub>	Radiant Intensity along Mechanical Axis	100	250		μW/sr	I <sub>F</sub> = 10 mA	3,4
Ke	Temperature Coefficient of Intensity		-0.005		°C-1	Note 1	
ην	Luminous Efficacy		2,5		lm/W	Note 2	
2⊖%	Optical Axis Half Intensity Total Angle		16		deg.	Note 3, IF = 10 mA	6
λ <sub>PEAK</sub>	Peak Wavelength (Range)		690-715		nm	Measured @ Peak	1
Δλ /ΔΤ PEAK	Spectral Shift Temperature Coefficient		.193		nm/°C	Measured @ Peak, Note 4	
tr	Output Rise Time (10%-90%)		70		ris	IPEAK = 10 mA	
tf	Output Fall Time (90%-10%)		40		ÐS	I <sub>PEAK</sub> = 10 mA	1. A
Ca	Capacitance		65		pF	V <sub>F</sub> = 0; f = 1 MHz	
BVP	Reverse Breakdown Voltage	5	12		٧	l <sub>R</sub> = 100 μA	
V <sub>F</sub>	Forward Voltage		1.5	1.8	٧	1 <sub>F</sub> = 10 mA	2
$\Delta V_F/\Delta T$	Temperature Coefficient of V <sub>F</sub>		-2.1		mV/°C	I <sub>F</sub> = 100 μA	
9 <sub>JC</sub>	Thermal Resistance		1/10		°C/W	Junction to cathode lead at 0.79 mm (.031 in) from body	

NOTES: 1.  $I_e(T) = I_e(25^{\circ}C) \exp(K_e(T - 25^{\circ}C))$ .

- 2.  $I_v = \eta_V I_e$  where  $I_v$  is in candela,  $I_e$  in watts/steredian, and  $\eta_V$  in lumen/watt.
- Θ<sub>χ</sub> is the off-axis angle at which the radiant intensity is half the intensity along the optical axis. The deviation between the
  mechanical and the optical axis is typically within a coolcal half-angle of three degrees.
- 4.  $\lambda$  (T) =  $\lambda$  (25°C) + ( $\Delta\lambda$  / $\Delta$ T) (T 25°C)




Figure 2. Forward Current versus Forward Voltage.




Figure 3. Relative Radiant Intensity versus Forward Current.




Figure 4. Reletive Efficiency (Radiant Intensity per Unit Current) versus Peak Current.




Figure 5. Maximum Tolerable Peak Current versus Pulse Duration. (IDC MAX as per MAX Ratings)





Figure 6. Far Field Radiation Pattern,



## PIN PHOTODIODES

5082-4200 SERIES

**MARCH 1980** TECHNICAL DATA

#### **Features**

- HIGH SENSITIVITY (NEP <- 108 dBm)</li>
- WIOE DYNAMIC RANGE (1% LINEARITY OVER 100 dB)
- BROAD SPECTRAL RESPONSE
- HIGH SPEEO (Tr, Tf,<1ns)</li>
- STABILITY SUITABLE FOR PHOTOMETRY/ RACIOMETRY
- HIGH RELIABILITY
- FLOATING, SHIELDED CONSTRUCTION
- LOW CAPACITANCE
- LOW NOISE

#### Description

The HP silicon planar PIN photodiodes are ultra-test light detectors for visible and near infrared radiation. Their response to blue and violet is unusually good for low dark current siticon photodiodes.

These devices are suitable for applications such as high speed tachometry, optical distance measurement, star tracking, densitometry, radiometry, and fiber-optic termination.

The speed of response of these detectors is less than one nanosecond. Laser pulses shorter than 0.1 nanosecond may be observed. The trequency response extends from dc to 1 GHz.

The low dark current of these planar diodes enables detaction of very low light levels. The quentum detection efficiency is constant over ten decades of light intensity, providing a wide dynamic range.

Active area: 1mm Diam 5082-4207 TALL SIZE 5082-4203 (TO 18) 0.5mm Olam 5082-4204 5082-4220 - Short ITO 461 0.25mm Magnified 2.5x 5082-4205 - Subminiature





The 5082-4203, -4204, and -4207 are packaged on a standard TO-18 header with a tiet glass window cap. For versatility of circuit connection, they are electrically Insulated from the header. The fight sensitive area of the 5082-4203 and -4204 is 0.508mm (0.020 Inch) In diameter and is located 1,905mm (0.075 inch) behind the window. The light sensitive area of the 5082-4207 is 1.016mm (0.040) inch) in diemeter and is also located 1.905mm (0.075 Inch) behind the window.


The 5082-4205 is in a low capacitance Kovar and ceramic package of very small dimensions, with a hemispherical glass lans,

The 5082-4220 is packaged on a TO-46 header with the 0.508mm(0.020 inch) diameter sensitive area located 2.540mm (0.100 Inch) behind a tlat glass window.

## Package Dimensions







DIMENSIONS IN MILLIMETRES (INCHES)





4220

-4205

#### Absolute Maximum Ratings Operating and Storage Temperature -55° to 125°C

Parameter	4203	4204	-4205	-4207	4220	Units
P <sub>MAX</sub> Power Dissipation 1	100	100	50	100	100	Wm
Steady Reverse Voltage3	50	20	50	20	50	volts
	L16.08	740.71	312 40	1 70 17	1-190	

Flectrical /Ontical Characteristics at T -25°C

			-4203			-4204	-		-4205		_	-4207	-		-4220		سسنت
Symbol	Description	Min.	Ŧγp.	Max.	Mia.	Түр.	Max.	Min.	Түр.	Max.	Mia.	Түр.	5142.	Min.	Typ.	Max.	Units
R <sub>E</sub> , 0+ Rφ'A	Axist Incidence Response at 770nm14		t.0			1.0			1.5*			4.0			1.0		<u>μΑ</u> m₩/cm  21
A	Active Aren4		2 x 10-3			2 x 10-3			3 a 10-31			8 x 10-3			2 x 10-3		<sub>Em [2]</sub>
Rφ	Flux Respon- sivity 770 pm <sup>5</sup> IFig. 1, 3)		.5			,5			.5			.5			.5		hW.
to"	Dark Corrunt6 (Fig. 4)			2.0			0.6			.15			2.5			5.0	Αn
NEP	Noise Equivalent Power 7 (Fig. 8)			5.1 x 10-14			2.8 × 10·14			1.4 × 10-14			5,7 x 10-1%			8.1 x tg-14	√Hz
p*	Delectivity <sup>®</sup>	8.7 x 1011			1.6 x t012			4.0 x = 1012			1.5 x 1012			5.6 x 1011	,		con/Hz W
C	Junction Capaci- tance <sup>®</sup> (Fig. 5)		1,5			2.0			0,7			5.5			2.0		pF
Çp	Package Capacitance 10		2			2						2					pF
L <sub>e</sub> , 1 <sub>†</sub>	Zero Bias Speed (Ribe, Fall Time)		300	April Melander		300			300			300			300		hş
16. 10	RayBias Speed (Rise, Fall Time)			1			1			1			3		4	1	nţ
Re	Series Resistance			50			50		-	58			50			50	0

#### NOTES:

#### 1. Peak Pulse Power

When exposing the diode to high level incidance the following photocurrent fimits must be observed:

$$I_p$$
 (evg MAX,)  $< \frac{P_MAX^{-p}\phi}{E_c}$ ; end in addition:

$$I_{p(PEAK)} < \frac{1000 \text{ A}}{t \text{ (µsec)}} \text{ or } < 500 \text{mA or } < \frac{I_{p} \text{ (avg MAX.)}}{f \times t}$$

whichever of the above three conditions is least.

Ip · photocurrent (A) 1 · pulse repetion rate (MHz)

E<sub>e</sub> - supply voltage (V) P<sub>φ</sub> - power input vie photon Hux

t · pulse duretion (µs) PMAX · mex dissipation (W)

Power dissipation limits apply to the sum of both the optical power input to the device and the electrical power input from flow of photocurrent when reverse voltege is applied,

- Exceeding the Peak Reverse Voltage will cause permenent demage to the diode, Forward current is harmless to the diode, within
  the power dissipation limit. For optimum performance, the diode should be reversed blessed with E<sub>C</sub> between 5 end 20 volts.
- 3. Exceeding the Steedy Reverse Voltega may impair the low-noise properties of the photodiodes, en effect which is noticeable only If operation is diode-noise limited (see Figure 8).
- 4. The 5082-4205 has a lens with approximately 2.5x magnification; the actual junction area is  $0.5 imes 10^{-3} ext{ cm}^2$ , corresponding to a diameter of 0.25mm (.010"). Specification includes lens effect,
- 5. At any particular wavelength and for the flux in a small spot falling entirely within the active area, responsivity is the ratio of incremental photodiods current to the incremental flux producing it. It is related to quantum efficiency,  $\eta_{\rm q}$  in electrons per photon by:


$$R_{\phi} = \eta_{\rm q} \left( \frac{\lambda}{1240} \right)$$

where  $\lambda$  is the wavelength in nanometers. Thus, at 770nm, a responsivity of 0.5 A/W corresponds to a quentum efficiency of 0.81 (or 81%) electrons per photon.

- At ~10V for the 5082-4204, ~4205, and ~4207; at ~25V for the 5082-4203 and ~4220.
- 7. For (λ, 1, Δ1) = (770nm, 100Hz, 6Hz) where 1 is the frequency for a spot noise measurement and Δf is the noise bandwidth. NEP is the optical flux required for unity signal/noise ratio normalized for bandwidth. Thus:

NEP = 
$$\frac{I_{N}/\sqrt{\Delta t}}{R_{\phi}}$$
 where  $I_{N}/\sqrt{\Delta t}$  is the bandwidth — normalized noise current computed from the shot noise formula:  
 $I_{N}/\sqrt{\Delta t} = \sqrt{2qI_{D}} = 17.9 \times 10^{-15} \sqrt{I_{D}} (A/\sqrt{Hz})$  where  $I_{D}$  is lin nA, estimates—normalized signal to noise ratio. It is computed: 
$$D^{*} = \frac{\sqrt{A}}{NFP} \left(\frac{cm \sqrt{Hz}}{W}\right) \text{ for A in cm}^{2},$$

- Detectivity, D°is the active-area-normalized signal to noise ratio. It is computed: for (λ, I, Δ1) = {770nm, 100Hz, 6Hz}.
- 9, At -10V for 5082-4204, -4205, -4207, -4220; at -25V for 5082-4203,
- Between diode cathode lead end case does not epply to 5082-4205, -4220.
- 11. With 50Ω load.
- 12. With  $50\Omega$  load and -20V bies.



40 50 60 70






Figure 2. Relative Directional Sensitivity Figure 1. Spectral Rasponse. of the PIN Photodiodes.

Figure 3. Typical Output Characteristics a1 λ = 900nm.









Figure 6. Noise vs. Lond Resistance.

Figure 4. Dark Current at - 10V Bies vs. Temperature.








Figure 8. Noise Equivalent Power vs. Load Resistance.

Figure 7. Photodiode Cut-Off Frequency vs. Load Resistance (C = 2pF).

lp=Signal current ≈ 0,5μA/μW x flux input at 770 nm IN = Shot noise current <1.2 x 10-14 amps/Hz1/2(5082-4204) <4 x 10-14 amps/Hz1/2(5082-4207) Ip= Dark current <600 x 10-12 amps at -10 V dc (5082-4204) <2500 x 10-12 amps at -10 V dc (5082-4207)




Figure 9. Photodiode Equivalent Circuit.

 $Rp = 1011\Omega$  $H_S = \langle 50\Omega$ 

## Application Information

#### NOISE FREE PROPERTIES

The noise current of the PIN diodas is negligible. This is a direct result of the exceptionally low leakage current, in accordance with the shot noise formula  $I_N = (2qI_R\Delta f)^{1/2}$ . Since the leakage current does not exceed 600 picoamps for the 5082-4204 at a reverse blas of 10 voits, shot noise current is less than  $1.4 \times 10^{-14}$  amp  $Hz^{-1/2}$  at this voltage.

Excess noise is also very low, appearing only at frequencies below 10 Hz, and varying approximately as 1/f. When the output of the diode is observed in a toad, thermal noise of the load resistance (R<sub>L</sub>) is 1.28 x 10<sup>-10</sup> (R<sub>L</sub>)<sup>-1/2</sup> x  $(\Delta t)^{1/2}$  at 25°C, and fer exceeds the diode shot noise for load resistance less than 100 megohms (see Figure 6). Thus in high frequency operation where low values of load resistance are required for high cut-off frequency, all PIN pholodiodas contribute virtually no noise to the system (sea Figures 6 and 7).

#### HIGH SPEED PROPERTIES

Ultra-fast operation is possible because the HP PIN photodiodes are capable of a response time less than one nanosecond. A significant advantage of this device is that the speed of response is exhibited at relatively low reverse bias (-10 to -20 volts).

#### OFF-AXIS INCIDANCE RESPONSE

Response of the photodiodes to a uniform field of radiant incidance  $E_\theta$ , parallel to the polar axis is given by  $I=(RA)\times E_e$  for 770nm. The response from a field not parallel to the axis can be found by multiplying (RA) by a normalizing factor obtained from the radiation pattern at the angle of operation. For example, the multiplying factor for the 5082-4207 with incidance  $E_e$  at an engle of 40° from the polar axis is 0.8. If  $E_e=1\text{mW/cm}^2$ , then  $I_p=k\times(RA)\times E_e$ ;  $I_p=0.8\times4.0\times1\pm3.2~\mu\text{amps}$ .

#### SPECTRAL RESPONSE

To obtain the response at a wavelength other than 770nm, the relative spectral response must be considered. Referring to the spectral response curve, Figure 1, obtain response, X, at the wavelength desired. Then the ratio of the response at the desired wavelength to response at 770nm is given by:

RATIO = 
$$\frac{X}{0.5}$$

Multiplying this ratio by the incidence response at 770nm gives the incidence response at the desired wevelength.

#### ULTRAVIOLET RESPONSE

Under reverse bias, a region eround the outside edge of the nominal active area becomes responsive. The width of this annular ring is approximately  $25\mu m$  (0.001 inch) at -20V, and expands with higher reverse voltage. Responsivity in this edga ragion is higher than in the interior, particularly at shorter wavelengths; at 400nm the interior, responsivity is 0.1 A/W while edge responsivity is 0.35 A/W. At wavelengths shorter than 400nm, attenuation by the glass window affacts response edversely. Speed of response for edge incldance is  $t_r$ ,  $t_r \approx 300ns$ .

#### 5082-4205 MOUNTING RECOMMENDATIONS

- The 5082-4205 is Intended to be soldered to e-printed circuit board having e-thickness of from 0.51 to 1,52mm (0.02 to 0.06 inch).
- b. Soldering temperature should be controlled so that at no time does the case temperature approach 280° C. The lowest solder melting point in the device is 280° C (gold-tin eulectic). If this temperature is approached, the solder will soften, and the lens may fall off. Lead-tin solder is recommended for mounting the package, and should be applied with a small soldering Iron, for the shortest possible time, to evoid the temparature approaching 280° C.
- c. Contact to the tens end should be made by soldering to one or both of the tabs provided. Care should be exercised to prevent solder from coming in contact with the lens.
- d. If printed circuit board mounting is not convenient, whe leads may be soldering or welded to the devices using the pracautions noted above.

#### LINEAR OPERATION

Having an equivalent circuit es shown in Figure 9, operation of the photodiode is most linear when operated with a current emplifier as shown in Figure 10.




Figure 10. Linear Operation.

Lowest noise is obtained with  $E_{\rm c}=0$ , but higher speed and wider dynamic range are obtained if  $5 < E_{\rm c} < 20$  vofts. The amplifier should have as high an input resistance as possible to permit high loop gain. If the photodiode is reversed, blas should also be reversed,

#### LOGARITHMIC OPERATION

If the photodiode is operated at zero blas with a very high impedance amplifier, the output vollage will be:

$$V_{OUT} = (1 + \frac{R_2}{R_1}) \cdot \frac{kT}{q} \cdot \Omega n \cdot (1 + \frac{I_P}{I_S})$$

where 
$$t_S = I_F \ \left(e \, \frac{q\,V}{k\,T} \, -1\right)^{-1} \ \ et \ 0 < t_F < 0.1 mA$$

using a circuit as shown in Figure 11.




Figure 11. Logarithmic Operation.

Output voltage,  $V_{\rm OUT}$ , is positive as the photocurrent,  $I_{\rm Pl}$  flows back through the photodiode making the anode positive.



# Fiber Optics

- Features, Advantages, Benefits .... 26
- Transmitters
- Receivers
- Cables

## **Fiber Optics!**

Fiber optics is emerging as a practical, cost-effective technology for data communications. Pulses of light traveling down hair-thin fibers are replacing electrical signals transmitted over copper wires. The transmission of information over optical cables offers many features, advantages, and benefits, some not available with any other technology:

#### Features

Optical transmission path

Light pulse "carrier" signals

Bandwidth independent of cable size

#### Advantages

Complete input-output electrical isolation

No EMI susceptibility or radiation

Very high distance/bandwidth products achievable

Light weight, small diameter cables possible

#### Benetits

Freedom from ground loops. Lightning sate.

Freedom trom induced noise. Freedom trom crosstalk. Secure communications.

Greater data rates at longer distances than wire/coax.

Lower cost installation and maintenance. More bandwidth (channels) per unit area or unit weight.

#### Versatile

HP's new fiber optic systems are point-topoint links intended for short to intermediate distance processor-to-processor or processor-to-peripheral interconnection in commercial, industrial, or military applications. Some of these are:

- Large computer installations
- Distributed processing (minicomputer) systems
- · Hospital computer systems
- Power plant communications/control
- Industrial/process control
- Industrial or military secure communications
- Aircraft/shipboard data links
- High voitage or electromagnetic field research
- Remote instrumentation systems
- Factory data collection

In many of these applications induced noise, ground potential differences, high voltage, or extended distance, make twisted wire or coaxial data links difficult or impossible to use. Fiber optics can offer an alternative to expensive shielding, conduit, isolation transformers, or data error checking and retransmission circuitry.





#### System Specifications\*

DATA RATE: DATA FORMAT: LINK DISTANCE: BIT ERROR RATE: DC to 10Mb/s NRZ No restrictions 0 to 1000 metres 10<sup>-9</sup> max, at 10Mb/s NRZ

DATA INPUT:

TTL compatible (1 LSTTL load)

DATA OUTPUT:

TTL compatible (up to 20 LSTTL loads)

CABLE

CONSTRUCTION:

Reinforced, polyurethane jacketed, single fiber, glass core and cladding.

POWER SUPPLY REOUIREMENTS

TRANSMITTER; RECEIVER: 5V±5% at 125mA 5V±5% at 100mA

OPERATING TEMPER-

ATURE RANGE: 0°C to 70°C

 Oatalled electrical and machanical specifications are contained in the following data sheets: HFBR-1001, HF3R-1002, HFBR-2001, HF3R-3000.

#### Easy-To-Use

The HP Fiber Optic Link is a versatile, easy-to-use system. It does not require optical design expertise, calibration or adjustment.

To make it easy to get started, HP offers the HFBR-0010, a complete 10 metre simplex link consisting of a transmitter, a receiver, a 10 metre cabla/connector assembly, and technical literature. Also available are separate components: the HFBR-1001 100 metre digital transmitter the HFBR-1002, 1000 metre digital transmitter, the HFBR-2001 digital receiver, and the HFBR-3000 cable/connector assemblies.

#### HP systems feature:

- Compatible plug-together transmitters, receivers, and cable assemblies
- Miniature PC board mountable packages
- TTL electrical intertaces.
- Single 5 volt power supply requirement
- Accepts any data tormat from DC to 10 Mbits NRZ
- Accommodates cable lengths up to 1000 metres
- Integral tiber optic connectors
- Built-in "link monitor"

#### Systems and Components

HP Part No.	Description	Page No.
HFBR-0010	Complete 10 Metre Simplex System (Contains one each HFBR-1001, -2001, -3001)	(Contact HP Sales Office)
HFBR-1001	100 Metre Digital Transmitter	28
HFBR-1002	1000 Metre Digital Transmitter	32
HFBR-2001	Digital Receiver	36
HF8R-3000	Cable/Connector Assemblies: In User Specified Cable Lengths	40



# FIBER OPTIC 100 METRE DIGITAL TRANSMITTER


HFBR-1001

TECHNICAL DATA MARCH 1980

#### **Features**

- HIGH SPEED: dc to 10Ms/s NRZ\*
- LONG DISTANCE: 100 metres\*
- LOW PROFILE: Fits 12.7mm (0.5") spaced card rack
- . NO HEAT SINK REQUIRED
- ARB!TRARY DATA FORMAT\*
- TTL INPUT LEVELS
- . SCHMITT DATA INPUT
- OPTICAL PORT CONNECTOR
- SINGLE 5V SUPPLY

\*When used with HFBR-2001 Receiver Module and HFBR-3000 Cable/Connector Assemblies.




#### Description

The HFBR-1001 fiber optic transmitter is en integrated electrical to optical transducer designed for digital data transmission over single fiber channels. A bipotar integrated circuit and a GaAsP LED convert TTL level inputs to optical pulses at data rates from dc to 10Mb/s NRZ. An integral optical connector on the module allows easy interfacing without problems of source/fiber alignment. The low profile package is designed for direct printed circuit board mounting without additional heat sinking.

The HFBR-1001 is intended for use with HFBR-3000 fiber optic cable/connector assemblies, and the HFBR-2001 fiber optic receiver for transmission distances up to 100 metres. The HFBR-1001 generates optical signals in either of two externally selectable modes. The Internally-coded mode produces a 3-level coded optical signal for reception end decoding by the HFBR-2001 receiver. This feature provides data formal independence over the data rate range of do to 10Mb/s NRZ while ellowing for wide dynamic range and high sensitivity all the receiver. The externally-coded mode produces e 2-level optical signal which is a digital replica of the data input waveform. Used In this mode with the HFBR-2001 receiver, the user must provide proper data formatting (explained in the HFBR-2001 data sheet) to insure proper receiver operation. In either mode, the radiant output is radiologically safe (per ANSI Z136.1-1976).

#### Package Dimensions



## Absolute Maximum Ratings

Paran	neter	Symbol	Min	Max	Units	Note
Storage Temperat	ure	τ <sub>S</sub>	-55	±85	°C	
Operating Tempe	reture	TA	0	70	°C	
Leed Soldering	Temperature			280	°C	
Ceed Soldering	Time			10	Б	3
Supply Voltage		Vcc	-0.5	6	V	
Mode Select or Oats Input Voltag	V <sub>I</sub>	-0.5	5.5	٧		

## Recommended Operating Conditions

Peramater	Symbol	Min	Max	Units	Nota
Ambient Tempereture	TA	0	70	°c `	
Supply Voltage	Vcc	4.75	5,25	V	4
High Level Input Voltage, Mode Select or Deta Input	ViH	2.0	Vcc	٧	
Low Level Input Voltage, Mode Select or Déta Input	VIL	o	8.0	٧ 	
Osta Input Voltage Pulse Duration (high or low)	th/tL	100		715	• •

# Electrical / Optical Characteristics 0°C to 70°C Unless Otherwise Specified

	Parameter		Symbol	Min	Typ(6)	Max	Units		Conditions	Fig.	Note
High Leve Input Curr		Mode Select Date Input	ЧН ,			100 20	μА	V <sub>CC</sub> = 5.25\	/, V <sub>I</sub> = 2.4V		
Low Level Input Curi		Mode Select Date Input	ηL .			-1.6 -0.6	mA	V <sub>CC</sub> = 5,25V, V <sub>I</sub> = 0,4V		.2	35.
Supply Current	Externally- Mode	Coded				170		Mode Select	Data Input High VCC = 5.26V		
Javanally Cadad			lcc	40			mΑ		Data Input Low VCC = 4.75V	1, 2	5
	Internally-( Mode	mally-Coded fode		68	95	125		Mode Select Low	Data Input High or L VCC = 5,25V	974	
	High Levet		ΦΗ		67			16-3-0-I	Deta Input Hig	h	
Optical	Low Level	Low Level			3			Mode Select	Date Input Los	w 1,	
Flux	Mid Level (ave	Mid Level (everage)			35		μW	Mode Select	Low Date Input	2,	
	Excursion (Pa	2	Δφ	22	32			Mode Select High Square Wave at 500 kHz		. 3	9
Amplitude Symmetry, Flux Excursion Retic		k	0.8		1,2		Mode Select	Low	1	7	
Exit Numerical Apertura		N.A.		0.5					3		
Optical Port (fiber optic core) Dlam,		D <sub>C</sub>		200	أحتنا	क्षात	Į Į				
Coupling	from area misr	natch	$\alpha_A$		6.0		.10	with HFBR-3000 Cable/Connector Assembly			
Loss	from numerica	l aperture	α <sub>N,A</sub>		4.0		₫B				
Peak Emis	sion Wavelength		λρ		700		nm			4	

## Dynamic Characteristics o°C to 70°C Unless Otherwise Specified

	Parameter		Symbol	Min	Typi6)	Max	Unite	Conditions	Fig.	Note
Propagation	High-to-Low Date Input Voltage Step Low-to-High Date Input Voltage Step		TPHL		31	45	ns			
Delay			tPLH.		35	50	ns	V <sub>CC</sub> = 4.75 V		8
Refresh Pulse		Duration	ŧρ		60		ris			
Internally-Coded Mode Re		Repetition Rate	f <sub>B</sub>		300		kHz	V <sub>CC</sub> ≈ 5.00 V, Mode Splect Low	1	8




Figure 1, Flux Coding and Timing Diagram.





Figure 2. Schematic Diagram.



The optical fiber is recessed within the barrel at a distance of approximately 7mm, Solid line represents radiation pattern from fiber stub without obscuration by connector barrel. Dashed line represents radiation pattern as seen from outside of connector.

Notes (cent'd):

- Measured at a point 2mm (,079 in.) from where lead enters package.
- A supply decoupling network of 2.2μH with 60μF is recommended.
- 5. Average currents for steady-state conditions at Data Input.
- For typical values, V<sub>CC</sub> = 5.00V and T<sub>A</sub> = 25°C.
- 7. Flux excursion latio, k, is the ratio of flux excursion above mid level to flux excursion below mid level.  $k = \frac{\phi_H \phi_M}{\phi_M \phi_L}.$
- The refresh pulse is interrupted (abbreviated) if Data Input changes state during the refresh pulse. MAX propagation delay is for Data Input changing state during the maximum excursion of the refresh pulse.
- 9. Flux excursion  $\Delta\phi=0.5$  ( $\phi_{M}-\phi_{L}$ )  $\bullet$  (1+k). Notice that under the conditions specified for  $\Delta\phi$ , the

average flux is  $(\Delta \phi + \phi_L)$ .

## **Electrical Description**

The HFBR-1001 has two modes of operation: Internally-Coded mode and Externally Coded mode. These are selected by making the Mode Select Input "low" for Internally-Coded mode and "high" for Externally-Coded mode. With Mode Select "low," the optical signal generator in the HFBR-1001 produces a "mid-level" flux which has positive or negative excursions, depending on whether Data Input Is "high" or "low." In this Internally-Coded mode, a train of positive excursions is Initiated when Data input goes "high;" when Data input goes "low," a Irain of negative excursions is initiated. These excursions are pulses of approximately 60ns duration with a 300kHz repetition rate, Each Initiation of a pulse train starts with a full duration pulse, but when Data input changes state, the Irain is terminated—even at mid-pulse—as a new train of opposite polarity pulses is Initiated. With this coding scheme and the low duty factor, the average flux is always near the mid-level, regardless of the data rate or duration in either state. This coding scheme is designed to operate the HFBR-2001 Fiber Optic Receiver most effectively; the mid-level flux operates the Receiver's do-restorer and the "refresh" pulses of either polarity keep the Receiver's ALC voltage at the proper level, allowing low propagation delay for any change of slate at Data Input. The Internally-Coded mode permits transmission of analog Information, e.g., by means of Pulse Width Modulation. Another advantage of the 3-level Internally-Coded mode is that supply current is nearly the same for either logic state, thus reducing transients on the power supply tine.

With Mode Select "high," the optical signal is at full maximum (~2 X mid level) when Data Input is "high," and nearly zero when Data Input is "low." This mode provides for these three applications:

- Steady state turn-on of the photo-emitter at maximum flux level (e.g., for system diagnosis).
- Sland-by mode (e.g., when the system is not in use).
- 3. Transmission of 2-level optical signals from externally generated code (e.g., Manchester) for receivers not configured for the 3-level code. With Mode Select "high," the output is either φ<sub>H</sub>, or φ<sub>L</sub>. Direct analog operation is not possible due to hysteresis in the response of the optical signal to the Data Input signal.

## Mechanical and Thermal Considerations

Typical power consumption is less than 500mW so the transmitter can be mounted without consideration for external heat sinking. The optical port is an optical fiber slub centered in a metallic ferrule. This ferrule supports a spiil-wall cylindrical spring sleeve which aligns the ferrule in the Transmitter with the ferrule in the HFBR-3000 Fiber Optic Cable/Connector. The connection procedure is to FIRST start the Connector ferrule into the sleeve; THEN screw the coupling ring on the barrel. The barrel performs no alignment function; its purpose is to hold the ferrule taces together when the coupling ring is tightened as specified in the HFBR-3000 Fiber Optic Cable/Connector data sheel.

The HFBR:1001 should be mounted so that the lock nut at the optical port is not disturbed. Moving the lock nut can cause misalignment of the optical fiber stub inside the module resulting in a reduction of power output. Mounting at the edge of a printed circuit board with the lock nut overhanging the edge is recommended.



# FIBER OPTIC 1000 METRE DIGITAL TRANSMITTER


HFRR-1002

TECHNICAL DATA MARCH 1980

#### **Features**

- LONG DISTANCE TRANSMISSION: 1000 METRES\*
- PIN COMPATIBLE WITH HFBR-1001 TRANSMITTER
- HIGH SPEEO: OC TO 10 Mbaud\*
- NO DATA ENCODING REQUIRED\*
- FUNCTIONAL LINK MONITORING\*
- TTL INPUT LEVELS
- BUILT-IN DPTICAL CONNECTOR
- LOW PROFILE: PCB MOUNTABLE
- SINGLE +5V SUPPLY

\*When used with HFBR-2001 Receiver Module and any Hewlett-Packard HFBR-3000 Series Cable/Connector Assembly.




#### Description

The HFBR-1002 liber optic transmitter is an integrated electrical to optical transducer designed for digital data transmission over single optical liber channels. A bipolar integrated circuit and a high efficiency GaAIAs LED convert TTL level inputs to optical pulses all data rates from dc Io 10 Mbaud (see note 5). An integrat optical connector on the module allows easy intertacing without problems of tiber alignment. The low profile rugged industrial package is designed for direct circuit board mounting without additional heat sinking on printed circuit boards with 12.7 mm (0.5") card rack spacing.

The HFBR-1002 is intended for use with Hewlett-Packard tiber optic cable/connector assemblies, and the HFBR-2001 fiber optic receiver for transmission distances to 1000 metres, it is a direct replacement for extending links currently using the HFBR-1001 (100 metre) transmitter to give 1000 metre capability. The HFBR-1002 generates optical signals in either of two externally selectable modes. True do response (data high or low for arbitrary time interval) is available when using the Internally-Coded mode.

WARNING: OBSERVING THE TRANSMITTER OUTPUT FLUX UNDER MAGNIFICATION MAY CAUSE INJURY TO THE EYE. When viewed with the unaided eye, the near IR output flux is radiologically safe; however, when viewed under magnification, pregaution should be taken to avoid exceeding the limits recommended in ANSI Z136.1-1976.

#### Package Dimensions



## Absolute Maximum Ratings

Paran	neter	Symbol	Min	Max	Units	Note
Stotage Temperat	ure	Ϋ́S	-55	+85	°C.	
Operating Temper	rature	ŤΑ	0	+70	°C	
Lead Soldering	Temperature			260	°C	3
Leso Soldering	Time			10	5	3
Supply Voltage		Vcc	-0.5	6	٧	
Mode Select or Data Input Voltage	ge	VI	-0.5	5.5	٧	

## Recommended Operating Conditions

Parameter	Symbol	Min	Max	Units	Note
Ambient Temperature	TA	0	+70	°°C	
Supply Voltage	Vcc	4 75	5,25	٧	4
High Level Input Voltage, Mode Select or Data Input	VIH	2.0	v <sub>cc</sub>	V	
Low Level Input Voltage, Mode Select of Data Input	VIL	0	0.8	٧	
Data Input Voltage Pulse  Duration (high/or low)	TH. TL	100	Ng s Lar	. sis	5
Transmission Distance	Q.	77	1000	(m)	8

## Electrical/Optical Characteristics 0°C to +70°C Unless Otherwise Specified

	Paremeter	***	Symbol	Min	Typ(7)	Max	Units	Canditio	ons cons	Fig.	Note	
Optical	Transmitter Output	(peak-to-peak)	ØT.	-13 50	-10 100		dBm µVV	Mode Select High	Data Input Square Wave at 500 kHz	1, 2,	8	
Flux	High Level		ΦH		205			Moda Splect	Data Input High 🎂	3,	,	
	Low Level		Ø <sub>L</sub>		5			High	Date Input Low //	Ś		
	Mid Level		φ <sub>M</sub>		105		μW	Mode Select Low	Data Input Square Wave at 500 kHz			
Amplitude	Symmetry, Fit	ux Excursion Ratio	k	8.0		1,2		Mode Select Low		1	9	
Exit Nume	fical Aperture		N.A.		0.3					3		
Optical Por	t (fiber optic c	ore) Diam.	DC		100	}	μm					
Coupling Loss			α <sub>T-C</sub>	:	3,0		dB	With Hewlett-f				
Peak Emiss	ion Wavelength	1	уьк		820		nm			4	1	
High Level Input Curre	High Level Mode Select Input Current Data Input		1 <sub>IH</sub>			100 20	μА	V <sub>CC</sub> ≈ 5.25V,	V <sub>1</sub> = 2,4V			
Low Level			1				1.6	mA	V <sub>CC</sub> = 5,25V,	V. = 6 4V	2	
Input Curre			112			-0.6		*CC - 0'551.	1 - 0.47			
Supply Mode		Coded				170		Mode Select In	Oate Input High OC = 5.25V Deta Input Low	1.		
Current				46			mA	j	V <sub>CC</sub> = 4,75V	2	10	
	Internally-C Mode	Internally Coded Mode		68	95	125		Mode Select   Data Input High or   Low   Low, Vcc = 5.25V		47		

## Dynamic Characteristics 0°C to 70°C Unless Otherwise Specified

	Parem	eter	Symbol	Min	Typ [7]	Max	Units	Conditions	Fig.	Note
Propagation		Low Date Input Itage Step	tPHL.		34	42	ns	Vcc´= 4.75 V		
	1	High Dala Input . Iraga Step	tPLH.		32	38	ns	Data Input Squate Wave at 500 kHz		
Refresh Pulse		Duration	T <sub>D</sub>		40		ns.	V <sub>CC</sub> = 5.00 V, Mode Select Low		11
Internally-Cod	led Mode	fode Repetition Rate		fR   30			kHz	VCC = 5.50 V, Wode Select Cow		





Figure 1. Flux Coding and Timing Diagram.






Figura 3. Radiation Pettern.\*

Figure 4. Emission Spactrum,

"The optical fiber is recessed within the barrel at a distance of approximately 7mm. Solid line represents radiation pattern from fiber stub without obscuration by connector barrel. Dashed line represents radiation pattern as seen from outside of connector.

Notes (conf'd):

- Measured at a point 2mm (.079 in., from where lead enters package.
- A supply decoupling network of 2.2μH with 60μF is recommended.
- 5. With NRZ data, 10 Mbaud corresponds to a data rate of 10 Mbits/second. With other codes, the data rate is the baud rate divided by the number of code intervals per bit Interval. Self-clocking code (e.g., Manchester) usually has two code intervals per bit interval giving 5 Mbits/second at 10 Mbaud.
- With Hewlell-Packard HFBR-2001 and HFBR-3000 Series Cable/Connector Assembly.
- 7. For typical values, Vcc = 5.00V and TA = 25°C.

- The Transmitter output, φ<sub>T</sub>, equals the tlux excursion, Δφ = (φ<sub>H</sub> → φ<sub>L</sub>)/2. Notice that under the conditions specified for Δφ, the average tlux is (φ<sub>H</sub> → φ<sub>L</sub>)/2.
- Flux excursion ratio, k, is the ratio of thux excursion above mid level to flux excursion below mid level.

$$k = \frac{\phi_M - \phi_M}{\phi_M - \phi_L}$$

- 10. Average currents for steady-state conditions at Date Input.
- 11. The refresh pulsa is interrupted (abbreviated) if Data Input changes state during the refresh pulse. MAX propagation delay is for Data Input changing state during the maximum excursion of the refresh pulse.

#### **Electrical Description**

The HFBR-1002 has two modes of operation: Internally-Coded mode and Externally-Coded mode. These are selected by making the Mode Select input "low" for Internally-Coded mode and "high" for Externally-Coded mode. With Mode Select "low," the optical signal generator In the HFBR-1002 produces a "mid-levet" flux which has positive or negative excursions, depending on whether Data Input is "high" or "low". In this Internally-Coded mode, a Irain of positive excursions is initiated when Data Input goes "high;" when Data Input goes "tow," a train of negative excursions is initiated. These excursions are pulses of approximately 40ns duration with a 300kHz repetition rale. Each initiation of a pulse train starts with a tult-duration pulse, but when Dala Input changes state, The train is Terminated - even at mid-putse - as a new train of opposite-polarity pulses is initiated. With this coding scheme and the low duly factor, the average flux is always near the mid-level, regardless of the data rate or duration in either state. This coding scheme, which is transparent to the user, is designed to operate the HFBR-2001 Fiber Optic Receiver most effectively; the mid-levet flux operates the Receiver's dc-restorer and the "retresh" pulses of either polarity keep the Receiver's ALC voltage at the proper level, providing data format independence (no data encoding required) over the data rate range of do to 10Mbaud. The Internally-Coded mode permits transmission of analog information, e.g., by means of Pulse Width Modulation. Another advantage of the 3-level Internally-Coded mode is that supply current is nearly the same for either logic state, thus reducing transferts on the power supply line.

With Mode Select "high," the optical signal is at full maximum (~2 X mid-levet) when Data Input is "high," and nearly zero when Data Input is "low," Used in this mode with the HFBR-2001 Receiver, the user must provide proper data tormetting (e.g., Manchester or Bi-Phase coding, explained in HFBR-2001 data sheet) to ensure proper receiver operation. This mode provides for these three applications:

- Steady state turn-on of the photo-emitter at maximum flux tevel (e.g., for system diagnosis).
- 2. Stand-by mode (e.g., when the system is not in use t.
- 3. Transmission of 2-level optical signals from externatly generated code (e.g., Manchestert for receivers not configured for the 3-level code. With Mode Select "high," the output is either φ<sub>H</sub>, or φ<sub>L</sub>. Direct analog operation is not possible due to hysteresis in the response of the optical signal to the Data Input signal.

### Mechanical and Thermal Considerations

Typical power consumption is less than 500mW so the Iransmitter can be mounted without consideration for external heat sinking. The optical port is an optical fiber slub centered in a metallic ferrule. This terrule supports a split wall cylindrical spring sleeve which aligns the ferrule in the Transmitter with the ferrule in the Hewlett-Packard Fiber Optic Cable/Connector Assembly. The threaded barrel performs no alignment function; its purpose is to hold the ferrule faces together when the coupting ring is tightened tinger-tight as specified in the Hewlett-Packard Fiber Optic Cable/Connector data sheet.

The HFBR-1002 should be mounted so that the lock nut at the optical port is not disturbed. Moving the lock nut can cause misatignment of the optical tiber slub Inside the module resulting in a reduction of power output. Mounting at the edge of a printed circuit board with the lock nut overhanging the edge is recommended.

Good system performance requires clean ferrule faces to avoid obstructing the optical path. Clean compressed air otten is sufficient to remove particles of dirt; methanol or Freon<sup>18</sup> on a cotton swab also works well, if it is absolutely necessary to remove the threaded barrel and lock nut to clean the transmiller ferrule tace, refer to the section "Installation Measurement and Maintenance" in Hewlett-Packard Application Note 1000.




Figure 5. Normalized Transmitter Output Flux vs. Temperature.



## FIBER OPTIC DIGITAL RECEIVER

HFBR-2001

TECHNICAL DATA MARCH 1980

#### **Features**

- HIGH SPEED: de to 10Mb/s NRZ\*
- LOW NOISE: 10<sup>-9</sup> BER with 0.8μW input\*
- LOW PROFILE: Fits 12.7mm (0.5") spaced card rack
- SINGLE SUPPLY VOLTAGE
- WIDE OPTICAL DYNAMIC RANGE: 23dB
- OPTICAL PORT CONNECTOR
- ARBITRARY DATA FORMAT\*
- TTL OUTPUT LEVELS
- LINK MONITOR: Shows Satisfactory Input Signal\*

When used with HFBR-1001/1002 Transmitters and HFBR-3000 Cable/Connector Assembles




### Description

HFBR-2001 fiber optic receiver is an integrated optical to electrical transducer designed for reception of digital data over single fiber channels. A silicon PtN photodetector and a bipolar integrated circuit convert optical pulses to TTL level outputs with an optical sensitivity of .8µW, a dynamic range of 23 dB, and data rates to 10 Mb/s NRZ. An integral optical connector on the module allows easy interfacing without problems of fiber/detector alignment. The low profile package is designed for direct printed circuit board mounting without additional heat sinking.

The HFBR-2001 is intended for use with HFBR-3000 fiber optic cable/connector assemblies and the HFBR-1001/1002 fiber optic transmitters. In order to provide wide dynamic range, do response, and high sensitivity, the receiver must periodically extract information from the optical waveform. When operating with a transmitter in the internally-coded mode, this information is automatically provided by the transmitter. When operating in the externally-coded mode, or with another transmission source, the user must provide proper data formatting to insure proper receiver operation.

An additional TTL output called Link Monitor (LM), provides a digital indication of link continuity independent of the presence of data. Link continuity is indicated by a logical high output state.

#### Package Dimensions



# Absolute Maximum Ratings

Parm	neter	Symbol	M}n	Max	Units	Note
Storage Temperature		TS	+65	85	°C	
Operating Tempera	iture	TA	0	70	°C	
Leed Soldering	Temperature			260	°C	3
Cycle	Time			10	5	]
Supply Voltage		Vcc	-0.5	6,0	V	
Output Voltage (H	Igh State)	VoH		6.0	V	

# Recommended Operating Conditions


Pa	remeter		Symbol	Min	Max	Units	Note
Ambient Tempe	erature		TA	0	70	°c	
Supply Voltage		eak-to-Peak}  Link Monitor Date Output It Current  ux ut Flux 2-Level High Level Code Low Level Flux Excursion Ratio	Vcc	4,75	5.25	٧	
Supply Ripple (	Peak-to-Pea	ik)	∆Vcc		250	mΥ	4
High Level	Link N	fonitor			~100		
<b>Dutput Current</b>	Data 0	Dutput	Гон		-400	μΑ	
Low Level Outp	ut Current		101		В	mA	
Average Input F	ux		φM	8,0	100	μW	6
Peak-to-Peak Ing	out Flux		ΦH-ΦL	1,6	200	μΨ	}
Optical Input	2-Level	High Level	t <sub>H</sub>	100	5000		
Pulse Duration	Code	Low Level	tL	100	budu	ns	
and Timing	Flox Excu	Ireion Ratio	k	0,75	1,25		7
	3-Level	High Level	ŧн	50			
	Code	Low Level	t <u>L</u>	- BU		ns	
	Mid Level Refresh Repotition Rate		11/4	0.05	6.7	μς	8
			fR	150		kH2	
	Refresh D	uty Fector	fR#JfR#L		0.04		

## Electrical/Optical Characteristics 0°C to 70°C Unless Otherwise Specified

	Pa	remater	Symbol	Min	₹yp5	Мах	Units	C	anditions		Fig.	Note
	High	Data Output			2.85	15		φ = (φ <sub>M</sub> + 0.8 μW), I <sub>0</sub> = -400 μA VCC =		Vcc =		
Output	State	Link Monitor	VOH	V <sub>OH</sub> 2.4 2.85 V Δφ = 0.8 μ		$\Delta \phi = 0.8  \mu W$ , $I_0 = 0.00  \mu W$	-100 µA	4.76 V	1 2	ŀ		
Voltage	Low	Data Output	V		0,35	0.5	V	$\phi = (\phi_{M} - 0.8 \mu W)$	l <sub>o</sub> = 8 mA		1.2	7,9
	State	Link Monitor	Vol		0.2	0.4	l v	$\Delta \phi = 0$	V <sub>CC</sub> = 4.75 V			
Test Point Voltage		1/-	V <sub>T</sub>			V	φ <sub>M</sub> = 100 μW				10	
1831 FOIRE	v di tage		) <sup>V</sup> T		1.3			OM = 0				10
Committee Co.			1		77	100		V <sub>CC</sub> = 5.25 V				
Supply Cu	irrent		100	60	77		mA .	V <sub>CC</sub> = 4.75 V				-
Optical Po	rt (fiber op	ric core) Diameter	Oc		200		μm					
Numerical	Aperture		N.A.		0.5						3	
Peak Resp	ansivity Wa	evelangth	λο		770		nm				4	

## Dynamic Characteristics 0°C to 70°C Unless Otherwise Specified

	Perameter		Symbol	Min	Тур5	Max	ปกเร	Conditions	Fig.	Non
	High	3-Lavel Code			29	37				11
Propagation	to Low	2-Lavel Code	TPHL		37	45	D5	VA75 V b-1 Hab Masiss-Mich	1	11
Delay Low to 3-Lavel Code			37	52		VCC = 4.75 V, k = 1, Unk Monitor High	1	12		
	High 2-Lavel Code IPLH 45 60		14							
Link Monitor	Low-1	a-High	1MH		20			$V_{CC} = 4.75 \text{ V}$ $\Delta \phi = 6.8 \mu\text{W}$		13
Response Time	High-1	o-Low	IML		1000		1775	IOL = 8 mA Peak-to-Peak		14
Bit Error Rata at 10 M baud		BER .			10-9		k = 1, Δφ > 0.8 μW		15	






Figure 1. Optical Input Timing Requirements.

#### Notes (cont'd):

- 3. Meesured et a point 2mm (.079") from where the lead entere the package.
- 4. If ripple exceeds the specified limit, the regulator shown in Figure 5 should be used. The LC filter shown in Figure 5 is recommended whether the regulator is used or not.
- For typical velues, V<sub>CC</sub> = 5.00V and T<sub>A</sub> = 25°C.
   Flux is averaged over an interval of el leest 50 µs. Flux veluea specified are for the equivelent of e monochromatic source between 700nm and 820nm.
- For either 2-level or 3-level code, k= (φ<sub>H</sub> φ<sub>M</sub>)/(φ<sub>M</sub> φ<sub>L</sub>).
- 8. For the HFBR-2001, a 3-Level Code is defined as having a mid-level, with equal-amplitude and pulse width excursions to high-level or to low-level.
- 9. Link Monitor provides a check of link continuity. A low Link Monitor output indicates that the optical signel path has been interrupted. For example, it might indicate e broken cable or e loose, dirty, or dameged connector. The fink may still be operational with Link Monitor low, bul II should be checked to determine the cause of the low indication. When the source of flux is an internally-Coded HFBR-1001/1002 Fiber Oplic Transmitter, Link Monitor high will be a valid indication of link continuity whether or not date is being transmitted. An optical input with excursions  $(\Delta\phi)$  greater than or equal to 0.8 W is sufficient to hold Link Monitor high.
- When observing V<sub>T</sub>, use a voltmeler with at least 10MΩ input resistence. With zero input flux, VT is at its maximum value, VT,MAX. Then when flux is being received, whether modulated
  - $(V_{T,MAX} V_T) = (25k\Omega)(I_D) = (25k\Omega)(R_\phi \phi_M)$ where I<sub>p</sub> = average photodiode photocurrent R<sub>d</sub> ≈ 0.4A/W = photodiode responsivity
- φ<sub>M</sub> = everege flux being received. Measured from the time at which optical input crosses the 25% level until DATA OUTPUT = 1.5V in HL Irensition.
- Measured from the time at which optical input crosses the 75% level until DATA OUTPUT = 1.5V in LH Iransition.




Figure 2. Schemelic Diagram.

- Measured from the time at which optical input fluctuation begins until LINK MONITOR rises to 1.5V.
- Measured from the time at which optical input fluctuation ceases until LINK MONITOR faffs to 1.5V.
- 15. With NRZ deta, 10Mbeud corresponds to a data rate of 10Mb/s. With other codes, the data rete is the baud rate divided by the number of code intervels per bit interval-self-clocking code (a.g., Manchester) usually has two code intervals per bil Interval giving 5Mb/s at 10Mbeud.

#### **Electrical Description**

Flux enters the HFBR-2001 via an optical fiber stub where a PIN photodiode converts II to e photocurrent. This photocurrent goes to an I-V (current-to-vollege) amplifier which utilizes both do feedback and ALC (eulomatic level control).

The function of dc feedback is to keep the everage value of the signal centered in the linear range of the amplifier. The dc feedback amplifier has a high impedence output to establish e long time constant on a capacitor of its output. (The voltage on the capacitor is observable at the test point). As seen in the schematic diagram, the voltage on this capacitor extracts the average component of photocurrent from the input of the I-V amplitier so its average output is at a fixed level. Optical flux excursions above and below the average cause voltage excursion ebove and below the fixed level at the output of the I-V amplifier.

The voltege excursions operate e flip-flop whose output drives the Deta Output amplifier; an excursion above the everage level sets the deta output high, where it remains until en excursion below the average level resets the flip-flop.

To prevent overdrive, an ALC circuit, responding to excursions either above or below the averege level, controls the gain of the I-V emplifier. Gain is then determined by whichever polar-

ity of excursion is the greater. If these excursions are too far from being balanced, the gain limitation imposed by the larger excursion may cause the smaller (opposite polarity) excursion to be too small to operate the flip-flop.

The Link Monitor output is driven by an amplifier which responds to the ALC voltage. The Link Monitor is high when the flux excursions are greater than or equal to  $0.8\mu$ W.

# Mechanical and Thermal Considerations

Typical power consumption is less than 500mW so the Receiver can be mounted without considereflon for additional heat sinking. The optical port is an optical fiber stub centered in a metallic ferrule. This terrule supports a split-wall cylindrical spring sleeve which aligns the ferrule in the Receiver with the terrule in the HFBR-3000 Fiber Optic Cable/Connector. The connection procedure is to FIRST slert the Connection ferrule into the sleeve, THEN screw the coupling ring on the berrel. The barrel performs no alignment function; its purpose is to hold the terrule taces together when the coupling ring is tightened as specified in the HFBR-3000 Fiber Optic Cable/Connector data sheet.




Figure 3. Reception Pattern.\*

The optical fiber is recessed within the barrel at a distance of approximately 7mm. Solid line represents reception pattern at fiber atub without obscuration by connector barrel. Dashad line represents reception pattern as seen from outside of connector.




Figure 4. Spectral Response.




Figure 5. Power Supply Transient Filter Recommendation.



# FIBER OPTIC SINGLE CHANNEL CABLE/CONNECTOR ASSEMBLIES

HFBR-3000

TECHNICAL DATA MARCH 1980

#### **Features**

- USER SPECIFIED CABLE LENGTHS
- CONNECTORS FACTORY INSTALLED AND TESTED
- PERFORMANCE GUARANTEED OVER TEMPERATURE AND HUMIDITY
- HIGH STRENGTH
- LIGHT WEIGHT
- SMALL BEND RADIUS

#### Description

The HFBR-3000 Simplex Fiber Optic Cable/Connector Assemblies are intended for use with the HFBR-1001/-1002 Transmitters and HFBR-2001 Receiver for digital data transmission. The Connectors mate directly with the optical ports on the Transmitters and Receiver. The cable uses a single tused silica, partially graded index, glassclad tiber surrounded by silicone coating, buffer jacket, and lensite strength members. This combination is then covered by a scuff-resistant outer jacket. The cable resistance to mechanical abuse, safety in flammable environments, and Inherent absence of electromagnetic interference effects may make the use of condult unnecessary. However, the light weight and high strength of these assemblies allows them to be drawn through most electrical condults. The HFBR-3099 Adapter, for interconnecting cables, consists of two parts; a sleeve to align the ferrules and barrel to join the connector couplings.

#### HFBR-3000 CABLE LENGTH TOLERANCE

Cable Length (Metres)	Toterance	Units
1—10	<u>+10</u> —0	%
11—100	<u>+ 1</u> - 0	Metre
> 100	<u>+ 1</u> - 0	%



# STRENGTH MEMBERS BUFFER JACKET SILICONE COATING OPTIGAL FIBER— CORE (SILICA)

#### Cable/Connector Ordering Guide

HFBR-3000 defines an optical cable of user specified length supplied with factory installed and tested connectors. Length must be specified in metres and can be any one metre increment from 1 to 1000 metres. Length Information is shown as option 001 to the base product number with quantity equal to the number of cable assemblies ordered.


Examples:

For a single length of 245 metres specify: HFBR-3000 Optic Cable Assy Ouantily 1 Option 001 245 metres long Ouantily 1

For seven lengths o) 1000 metres specify:
HFBR-3600 Optic Cable Assy Quantity 7
Option 001 1000 metres long Quantity 7

Systems intended to operate at distances greater than 1000 metres may require special component selection, depending upon operating conditions. For cable lengths greater than 1000 metres contact your tocal Hewlett-Packard sates office.

#### Mechanical Dimensions



## **Absolute Maximum Ratings**

	Parameter	Symbol	Min.	Max.	Units	Note
Relative	Humidity at TA = 70°C			95	%	12
Storage Temperature		Ts	-40	+85		
Operatir	ig Temperature	TA	0	÷70	°C	
Tensile	on Cable			300	.,	
Force	on Connector/Cable	TT PT		100	T N	10

Parameter	Symbol	Min.	Max.	Units	Note
Bend Radius	1. 1	7		mm	10
Flexing •			50,000	cycles	4
Crush Load	Fc		200	N	5
Impact	m	بندا	1	kg	
	h	نحد	0.3	m	þ

# Mechanical/Optical Characteristics 0°C to +70°C Unless Otherwise Specified

Par	ameler	Symbol	Min.	Typ.	Max.	Units	Conditions	Fig.	Note
Exit Numerical Aper	ture	N.A.	1	0.3 16 7		— ,	λ = 820nm ℓ≥ 300m	2	7
Insertion Loss	Length Dependent	n <sub>0</sub>			20	dB/km	$\lambda = 700 \text{nm} \ \ell = 100 \text{m}$ $\lambda = 820 \text{nm} \ \ell \ge 300 \text{m}$		9,11
	Fixed	αę		5.4	84	₫B	λ = 820nm ℓ≤300m ·		13,14
Fiber Dispersion		74/6		17.5		ns/km	700 000	3	
Fiber 3d8 Bandwidth		3-12		50		MHz•km	700 < \( \lambda \) < 820nm		8
Oplical Fiber Core 0	Diameter	Do		100					
Cladding Outside Di	iame) er	Dat		140		<b>州</b> 特			
Optical Fiber Profile	Index	αί		10		<b>–</b> .	-		
Elongation Under Tensile Force		76/8		0.5		%	F = 300N		9
Mass per Unit Lengt	h	m/2		6		kg/km.			
Cable Outside Diam	eter,	DCA		2.5		វាអា			3

Notes (confid)

- 4. 180° bending at minimum bend radius, with 10N tensite load.
- Force applied on 2.5 mm diameter mandrel fald across the cable on a flat surface, for 100 hours, followed by flexure test.
- For mass m dropped from height hion 25 mm diameter mandrel laid across the cable on a flat surface.
- Exil N.A. is defined as the sine of the angle at which the off-axis rediant Intensity is 10% of the axial radient intensity.
- 8 Fiber 3dB Bandwidth Length, iMHz km is defined as 350/fiber dispersion rns/km.
- 9. Typical values are at TA = 25°C.
- 10. This applies for short learn lesting, less than one hout.
- 11. Fiber loss exclusive of connector loss.
- This applies to cable only.
- 13 When using HFBR-1002 Iransmitter with HFBR-3000 Cable/ Connector Assembly, Total Insertion Loss, α<sub>1</sub> = α<sub>F</sub> + α<sub>0</sub> (₹ 300 iter ₹ 300 m, α<sub>1</sub> = α<sub>F</sub> + α<sub>0</sub> (₹ 300 iter ₹ 300 m, α<sub>1</sub> = α<sub>F</sub>.
   14 Coupling Ring \*Finger Tight", torque 0.05 < L < 0.1 N+m.</li>
- 14 Coupling Ring "Finger Tight", lorque 0.05 < L < 0.1 Nim. Overzightening may cause excessive liber misatignment or permenent damage.




Figure 1. Optical Fiber Output Radiation Pattern.






Figure 2, Spectral Transmission.

The actual liber dispersion is determined from the RMS Pulse Spreading and can be epproximated by:








Figure 3. Fiber Dispersion



# Optocouplers

Selection Guide	44
High Speed Optocouplers	
High Gain Optocouplers	
AC/DC to Logic Interface     Optocoupler	
Hermetic Optocouplers	

## High Speed Optocouplers

Devic	e	Description	Application [1]	Typical Bata Reto (NRZ)	Currant Transfer Ratio	Specified Input Current	Withstand Test Voltage	Page No.
ANODE E Z Z Z Z V	6N135	Transistor Output	Lina Receiver, Analog Circuits, TTL/CMOS, TTL/LSTTL Ground Isolation	1M bit/s	7% Min.			46
сатнове 1 Бу В оно	6N136				19% Min.	16mA	3000 V dc l31	
	HCPL-2502				15-22%[2]			
AMODI,	HCPL-2530	Dual Channel Transistor Output	Line Receiver, Analog Circuits, TTL/CMOS,	1M bit/s	7% Min.	16mA	3000 Vdcl3]	50
CATHOOL TO VE	HCPL-2531	()ansator output	TTL/LSTTL Ground		19% Min.			
ANODI Z POT E Vaci	6N137	Optically Couplad Logic Gate	Line Raceiver, High Speed Logic Ground Isolation	10M 8it/s	700% Typ.	5.0mA	3000Vdc[3]	54
ANDES Voc 8	HCPL-2601	High Common Mode Rejection, Optically Coupled Logic Gate	Line Receiver, High Speed Logic Ground Isolation In High Ground ar Induced Noise Environments	10M bit/s	700% Typ	5,0mA	3000Vdc(3)	58
1 V <sub>CC</sub> a V <sub>CC</sub>		Optically Coupled Line Receiver	Replace Conventional Line Receivers In High Ground or Induced Noise Environments	10M bit/s	700% Тур.	5.0mA	3000Vdc[3]	62
ANODE 2 7 0 7 V0 ANODE 2 0 0 0 0		Dual Channal Optically Coupled Gata	Lina Receiver, High Speed Logic Ground Isolation	TOM bit/s	700% Typ.	5.0mA	3000 Vdcl3	68

## High Gain Optocouplers

Device		Description	Application[1]	Typical Data Rata (NRZ)	Current Transfar Ratio	Specified Input Current	Withstand Test Voltage	Paga No.	
ANODI E. J. J. J. V.	6N138	Low Saturation Voltage, High Gain Output, V <sub>CC</sub> =7VMax.	Line Receiver, Low Current Ground Isolation, TTL/TTL, LSTTL/TTL, CMOS/ TTL	300k bit/s	300% Min.	1.6mA	3000Vdcl3]	72	
CATHOOL TO VO	6N139	Low Saturation Voltage, High Gain Output, V <sub>CC</sub> =18V Max.	Line Receiver, Ultra Low Current Ground Isolation, CMOS/LSTTL CMOS/TTL, CMOS/ CMOS		400% Min.	0.5mA			
ANDDE 1 VCC 7 VC1 3 VC2 ANDDE 1 4 E GNB	HCPL-2730	Dual Channel, High Gain, V <sub>CC</sub> =7V Max. Dual Channel, High Gain, V <sub>CC</sub> =18V Max.	Line Receiver, Polarity Sensing, Low Current Ground Isoletion	300k bit/s	300% Min. 400%Min.	1.6mA 0.5mA	3000Vdc[3]	78	
ANG GE TY	4N45	Oarlington Output V <sub>CC</sub> =7V Max.	AC Isolation, Relay- Logic Isolation	3k bit/s	250% Min.	1,0mA	3000Vdcl3]	80	
SATHODI 2 5 Vo	Svo 4N46 Oarlington Output VCC=20V Max.				350% Min.	0.5mA			

## AC/DC to Logic Interface Optocoupler

Device	Description	Application [1]	Typical Data Rates	Input Threshold Current	Dutput Current	Withstend Test Voltage	Page No.
HCPL-3700	AC/DC to Logic Threshold Sending Interfece Optocoupler	Limit Switch Sensing, Low Voltage Detector, Relay Contect Monitor	4 KHz	2.5mA TH <sup>+</sup> 1.3mA TH <sup>-</sup>	4.2mA	3900 Vdc[3]	84

#### Hermetic Optocouplers

Device	Device		Application[1]	Typical Deta Reta (NRZ)	Current Transfer Retio	Specified Input Current	Withstand Test Voltage	Page No.
CATHODS, 1 - N	6N134	Oual Channel Hermetically Sealed Optically Coupled Logic Gate.	Line Receiver, Ground Isolation for High Reflability Systems	10M bit/s	400% Тур.	10mA	1500Vdc	90
ANODE: 1 Vox 15 Vox 16 Vox 17 Vox 17 Vox 18 Vox 17 Vox 18	6N134	TXV - Screened TXVB - Screened with Group B	o A status					ļ
1 1 4	6N134TXVB	Data ,						
1 7 16	6N140	Hermetically Seeled Package Conteining 4 Low Input Current,	Line Receiver, Low Power Ground Isoletion for High Reliability Systems	300k bit/s	300% Min.	0,5mA	1500Vdc	94
A A A 11	6N140TXV	High Gain Optocouplers TXV — Hi-Rel Screened						
(室	6N14OTXVB	TXV8 - Hi-Rel Screened with Group B Date						
16	4N55	Duel Channel Hermetically Sealed Analog Optical	Line Receiver, Analog Signal Ground Isotation,	700k bit/s	7% Min,	16mA	1500Vdc	98
文 1	4N55TXV	Coupler TXV - Hi-Ret Screened	Switching Power Snpply Feedback Element					
(BUK)	4N5STXVB	TXVB — Hi-Rel Screened with Group 8 Date						

Notes: 1. AN 948, AN 951-1, and AN 951-2 are located in Application Notes Section, beginning on page 311. For further Information eak for AN 939 and AN 947.

<sup>2.</sup> The HCPL-2502 Corrent Transfer Ratio Specification is guarenteed to be 15% minimum and 22% maximum.


Recognized under the Component Recognition Program of Underwriters Laboratories Inc. | File No. E55361),
 VAC working voltage. This is generated by a 3000 Vdc withstand voltage test for 5 seconds.



# HIGH SPEED OPTOCOUPLERS

6N135 6N136 HCPL-2502

TECHNICAL DATA MARCH 1980



#### **Features**

- HIGH SPEED: 1 Mblt/s
- TTL COMPATIBLE
- RECOGNIZED UNDER THE COMPONENT PROGRAM OF UNDERWRITERS LABORATORIES, INC. (FILE NO. E55361)
- HIGH COMMON MODE TRANSIENT IMMUNITY: 1000V/us
- 3000 Vdc WITHSTAND TEST VOLTAGE
- 2 MHz BANDWIDTH
- OPEN COLLECTOR OUTPUT

#### Description

Thase diode-transistor optocouplers use a light emitting diode and an integrated photon detector to provide 3000V do electrical insulation between input and output. Separate connection for the photodiode bias and output transistor collector improve the speed up to a hundred times that of a conventional photo-transistor coupler by reducing the base-collector capacitance.

The 6N135 is suitable for use in TTL/CMOS, TTL/LSTTL or wide bandwidth analog applications. Current transfer ratio (CTH) for the 6N135 is 7% minimum at  $I_{\rm F}=16$  mA.

The 6N136 is suitable for high speed TTL/TTL applications. A standard 16 mA TTL sink current through the input LED will provide enough output current for 1 TTL load and a 5.6 k $\Omega$  pull-up resistor. CTR of the 6N136 is 19% minimum at IF = 16 mA.

The HGPL-2502 is suitable for use in applications where matched or known CTR is desired, CTR is 15 to 22% at I $_{\rm F}$  = 16 mA.

'JEDEC Registered Data. (The HCPL-2502 is not registered.)

#### **Applications**

- Line Receivers High common mode transient immunity (>1000V/µs) and low input-output capacitance (0.6pF).
- High Speed Logic Ground Isolation TTL/TTL, TTL/ LTTL, TTL/CMOS, TTL/LSTTL.
- Raplaca Słow Phototransistor Isolators Pins 2-7 of the 6N135/6 serias conform to pins 1-6 of 6 pin phototransistor couplers. Pin 8 can be tied to any available bias voltage of 1,5V to 15V for high speed operation.
- Raplace Pulse Transformers Save board space and weight.
- Analog Signal Ground Isolation Integrated photon detector provides improved linearity over phototransistor type.

## Absolute Maximum Ratings\*

Storage Tamperature         -55°C to +125°C           Operating Temperature         -55°C to 100°C           Lead Solder Temperature         260°C for 10s
(1,6mm below seating plane)
Average Input Current — I
Peak Input Current - Is
(50% duty cycle, 1 ms pulse width)
Peak Transient Input Current - IF 1.0A
(≤1µs pulse width, 300pps)
Raverse Input Voltage – V <sub>R</sub> (Pin 3-2) 5V
Input Power Dissipation
Average Output Current - Io (Pin 6) 8mA
Peak Output Current
Emitter Base Reverse Voltage (Pin 5-7) 5V
Supply and Output Voltage - V <sub>CC</sub> (Pin 8-5), V <sub>O</sub> (Pin 6-5)
-0.5V to 15V
Base Current – 1 <sub>B</sub> (Pin 7) 5mA
Output Power Dissipation

See notes, following page.

## **Electrical Specifications**

Paramater	Sym.	Device	Min.	Тур, **	Max.	Units	Test Conditions	Fig.	Note
	CTR*	6N 135	7	18		96	tr= 16mA, Vo = 0,4V, Vcc = 4,5V		
		6N 136	19	24		%	T <sub>Δ</sub> = 25°C	ļ	
Current Transfer Ratio		HCPL-2502	15		22	%	1.4 200	1,2	5
	CTR	6N135	5	13		%	IF = 18mA, VO = 0.5V, VCC = 4.5V	1	
		6N 136	15	21		%			
Logic Law		6N 135		0,1	0.4	V	Ip = 16mA, Io = 1.1mA, Vcc = 4.6V		
Output Voltage	VOL	6N136 HCPL-2502		0.1	0,4	V	IF = 16mA, 10 = 2.4mA, VCC = 4.5V		
	lo:4*			3	500	nА	IF = 0mA, VO = VCC = 5.5V. TA = 25°C	6	
Logic High Output Current	1015			0.1	100	μΑ	IF = QmA, VO = VCC = 15V TA = 25°C		
	Іон				250	μА	IF = QmA, VO = VCC = 15V		
Logic Low Supply Current	ICCL			40		μА	Ip = 16mA, Vo = Opan, Vcc = 15V		
Logic High	IccH*			0.02	1	μА	1g = 0mA, Vo = 0pen, Vcc = 16V TA = 25°C		
Supply Current	Іссн				2	Ац	Ip = 0mA, Vo = Open, Vcc = 15V		
Input Forward Voltage	٧ç٠			1.5	1.7	V	IF = 16mA, TA = 25°C	3	
Temperatura Coefficient of Forward Voltage	AVF ATA			-1.6		mV/°C	tp = 16mA		
Input Reverse Breakdown Voltage	8VR*		5			V	R = 10µA, TA = 25°C		
Input Capacitanca	CIN			60		p₹	f = 1MHz, V = = 0		
Input-Output Insulation Leakage Cuttent	II-0*				1.0	μА	45% Relative Humidity, t = 5s V <sub>I=O</sub> = 3000Vdc, T <sub>A</sub> = 25°C		6
Resistance (Input-Output)	R <sub>I-O</sub>			1012		Ω	V <sub>FO</sub> = 500Vdc		6
Cepacitance (Input-Output)	Č <sub>I-O</sub>			0.6		pF	f = 1MMz		6
Fransistor DC Current Gain	pee			175			V <sub>O</sub> = 6V <sub>*</sub> I <sub>O</sub> = 3mA		

\*\*All typicals at TA = 25°C.

# Switching Specifications at T<sub>A</sub>=25°C V<sub>CC</sub> = 5V. I<sub>F</sub> = 16mA, unless otherwise specified.

Paramaiar -	Sym.	Davice	Min.	Typ.	Max.	Units	Tert Conditions	Fig.	Nota
Propagation Delay		6N135		0.5	1.5	us	R <sub>L</sub> = 4.1kΩ		
Time To Logic Low at Ourput	¹PHL*	6N136 HCPL-2502		0.2	0.8	μs	R <sub>L</sub> = 1.9kΩ	5,9	8,9
Propagation Dalay		6N135		0.4	1,6	με	R <sub>L</sub> = 4.1kΩ	أخنا	
Tima To Logic High st Output	IPLH'	6N136 HCPL-2502		0.3	8.0	μs	R <sub>L</sub> = 1.9kΩ	6,9	8,9
Common Mode Tran-		6N135		1000		V/µs	IF = 0mA, VCM = 10Vp-p, RL = 4.1kn		
sieni immunity at Logic High Level Output	CMH	6N+36 HCPL-2502		1000		V/µs	IF = 0mA, V <sub>CM</sub> = 10V <sub>p+p+</sub> R <sub>L</sub> = 1.9kΩ	10	7,8,9
Common Made Tran- sient Immunity of Logic Low Level Output	CML	6N135		-1000		V/µs	VCM = 10Vp-p, Rt = 4.7kΩ	10	
		6N136 HCPL-2502		-1000		V/μs	V <sub>CM</sub> = 10V <sub>p-p</sub> , R <sub>L</sub> = 1.9kΩ		7,8,9
Bandwidth	BW			2		MHz	R <sub>L</sub> = 100Ω	ß	10

- ITES:

  1. Daiste lineatly above 70°C theself temperature at a rate of 0.8mA/°C.

  2. Daiste linearly above 70°C free-sit temperature at a rate of 1.6mA/°C.

  3. Darste linearly above 70°C theself temperature at a rate of 0.9mW/°C.

  4. Daiste linearly above 70°C free-sit temperature at a rate of 0.9mW/°C.

  5. CURRENT TRANSPER RATIO is defined as the rate of output collection current to temperature.
- current, (g., to the longed LED input current, (p. times (00%.
  6. Device considered a (wo-terminal device: Pirs 1, 2, 3, and 4 shorted together and Pine 6, 8, 7, and 8 shorted together.
- 7. Common mode transfert immunity in Logic High level is the meximum tolerable (positive) dV<sub>CM</sub>/dt on the leading edge of the common mode
- pulse VCM, to assure that the output will tensin in a Logic High state (i.e.,  $V_O > 2.0 VI$ . Common mode transism immunity in Logic Low layer is the maximum tolerable (negative)  $dV_{CM}/dt$  on the training odgs of the common mode pulse signal,  $V_{CM}$ , to assure that the output will remain in a Logic Low state (i.e.,  $V_{CM} < 0.8V$ ). 8. The 1.943 load represents 1.714 unit load of 1.6mA and the 5.6 $\pm\Omega$  pull-up resistor.
- 9. The 4.1kΩ load represents 1 LSTTL until load of 0,36mA and 6.1kΩ pull-up residor
- The Insovency at which the ecoulout voltage is 3dB below the low frequency asymptots.

<sup>&</sup>quot;JEDEC Registered Data.




Figure 1. DC and Pulsed Transfer Characteristics.




Figure 3. Input Current vs. Forward Voltage.




Figure 5. Propagation Delay vs. Temperature.




Figure 2. Current Transfer Ratio vs. Input Current.




Figure 4. Current Transfer Ratio vs. Temperature.




Figure 6. Logic High Output Current vs. Temperature.




Figure 7. Smoll-Signal Current Trensfer Ratio vs. Quiescent Input Current.




Figure 8, Frequency Response.




Figure 9. Switching Test Circuit.\*




Figure 10. Test Circuit for Transient (mmunity and Typical Weveforms.



# DUAL HIGH SPEED OPTOCOUPLER

HCPL-2530 HCPL-2531

9.40 (.370)
9.70 (.390)

OUTLINE DRAWING

1.50 (.390)

OUTLINE DRAWING

O.18 (.390)

O.18 (.390)

O.18 (.390)

O.33 (.013)

O.33 (.013)

Solve Type

ANODE 1

ANODE 1

ANODE 1

ANODE 1

O.51 (.020)

MIN.

ANODE 1

O.51 (.020)

MIN.

ANODE 1

O.51 (.020)

MIN.

ANODE 1

O.51 (.020)

ANODE 1

O.51 (.020)

MIN.

ANODE 1

O.51 (.020)

ANODE 1

O.51 (.020)

O.52 (.115)


MIN.

ANODE 1

O.53 (.015)

O.54 (.025)

O.55 (.025)



#### **Features**

- HIGH SPEED: 1 Mbit/s
- TTL COMPATIBLE
- HIGH COMMON MOOE TRANSIENT IMMUNITY: >1000V/µs
- HIGH OENSITY PACKAGING
- 3000 Vdc WITHSTANO TEST VOLTAGE
- 3 MHz BANDWIDTH
- OPEN COLLECTOR OUTPUTS
- RECOGNIZED UNOER THE COMPONENT PROGRAM OF UNOERWRITERS LABORATORIES, INC. (FILE NO. E55361)

### Description

The HCPL-2530/31 dual couplers contain a pair of light emitting diodes and integrated photon detectors with 3000V do electrical insulation between input and output. Separate connection for the photodiode bias and output transistor collectors improve the spead up to a hundred times that of a conventional phototransistor coupler by reducing the base-collector capacitance.

The HCPL 2530 is suitable for use in TTL/CMOS, TTL/LSTTL or wide bandwidth analog applications. Current transfer ratio (CTR) for the  $\cdot$  2530 is 7% minimum at I $_{\rm F}$  = 16 mA.

The HCPL 2531 is suitable for high speed TTL/TTL applications. A standard 16 mA TTL sink current through the input LED will provide enough output current for 1 TTL load and a 5.6k $\Omega$  pull-up resistor. CTR of the -2531 is 19% minimum et l<sub>E</sub> = 16 mA.

#### **Applications**

- Line Receivers High common mode transient immunity (>1000V/µs) and low input-output capacitance (0.6pF).
- High Speed Logic Ground Isolation TTL/TTL, TTL/ LTTL, TTL/CMOS, TTL/LSTTL.
- Replace Pulse Transformers Save board space and weight.
- Analog Signal Ground Isolation Integrated photon detector provides improved linearity over phototransistor type.
- · Polarity Sensing.
- Isolated Analog Amplifier Dual channel packaging enhances thermal tracking.

#### Absolute Maximum Ratings

Storage Temperature55°C to +125°C
Operating Temperature55°C to +100°C
Lead Solder Temperature 260°C for 10s
(1.6mm below seating plane)
Average Input Current — IF (each channel) 25mA[1]
Peak Input Current — IF (each channel) 50mA[2]
(50% duty cycle, 1 ms pulse width)
Peak Transient Input Current - Ip (each channel) 1.0 A
(≤1µs pulse width, 300pps)
Reverse Input Voltage - VR (each channel) 5V
Input Power Dissipation (each channel) 45mW[3]
Average Output Current - Io (each channel) 8mA
Peak Output Current - Io (each channel) 16mA
Supply and Output Voltage - V <sub>CC</sub> (Pin 8-5), V <sub>O</sub> (Pin 7,6-5)
-0.5V to 15V
Output Power Dissipation (each channel) 35mW[4]

See notes, following page.

# **Electrical Specifications**

Paramuter	Sym.	HCPL-	Min.	Typ.**	Мях.	Units	Test Conditions	Fig.	Note
the train	CTR	2530	7	18		%	I <sub>F</sub> = 16mA, V <sub>O</sub> = 0.5V, V <sub>CC</sub> = 4.5V T <sub>A</sub> = 25°C		41.
Current Transfer Ratio		2531	19	24		%			
		2530	5	13		%		1,2	5,6
		2531	15	21		%	1 <sub>F</sub> = 16mA, V <sub>O</sub> = 0.5V, V <sub>CC</sub> = 4.5V		
Logic Low	VOL	2530		0.1	0.5	V	t <sub>F</sub> = 16mA, I <sub>O</sub> = 1.1mA, V <sub>CC</sub> = 4.5V, T <sub>A</sub> = 25°C		5
Output Voltage		2531		0.1	0.5	V	T <sub>A</sub> = 25°C = 2.4mA, V <sub>CC</sub> = 4.5V,		5
Logic High	юн .			3	500	ñΆ	TA = 25°C, Is1 = Is2 = 0, VO1 = VO2 = VCC = 5.5V	6	5
Output Current	.011				250	μА	1 <sub>F3</sub> = 1 <sub>F2</sub> = 0, V <sub>O1</sub> = V <sub>O2</sub> = V <sub>CC</sub> = 5.5V		5
Logic Low Supply Current	ICCL			80		μА	I <sub>F1</sub> = I <sub>F2</sub> = 16mA V <sub>O1</sub> = V <sub>O2</sub> = Open, V <sub>CC</sub> = 16V		
Logic High Supply Gurrent	<sup>1</sup> ссн			0.05	4	μA	IF1 = IF2 = 0mA VO1 = VO2 = Open, VCC = 16V		7.
Input Forward Voltage	٧F			1,5	1.7	v	Ip = 16mA, TA = 25°C	3	.5
Temperature Coefficient of Forward Voltage	ΔV <sub>F</sub> ΔT <sub>A</sub>			-1,6		mV/°C :	1p = 16mA		5
Input Reverse Breakdown Voltage	٧ <sub>R</sub>		5			٧	ig = 10μΑ, τ <sub>A</sub> = 25°C	H	5
Input Capacitance	CIN			60		pF	f = 1MHz, VF = 0		5
Input - Output Insulátion Leakage Current	l-0	et.			1.0	ДД	45% Relative Humidity, t = 5 s V <sub>I=O</sub> = 3000Vdc, T <sub>A</sub> = 25° C		.7
Resistance (Input-Output)	R <sub>I-O</sub>			1012		Ω	V <sub>I-O</sub> = 500Vdc		7
Capacitance (Input-Output)	c <sub>t-O</sub>			0.6		рF	f = 1MHz		7
Input-Input Insulation Leakage Current	L <sub>(-1</sub>			0.005		μА	45% Relative Humidity, t = 5 s V <sub>1-1</sub> = 500Vdc		В
Rosistance (Input-Input)	$R_{i-j}$			1011		Ω	V <sub>I-I</sub> = 500Vdc		8
Cepacitance (Input-Input)	C <sub>I-t</sub>			0.25		ρF	f = 1MH2		8

"All typicals at 25°C.

# Switching Specifications at T<sub>A</sub>=25°C V<sub>CO</sub> = 5V, is = 16mA, unless otherwise specified

Parameter	Sym.	Device HCPL	Min.	Тур.	Max.	Units	Test Conditions	Fig.	Ñoto
Propagation Delay Time To Logic Low	19HL	2530		0.3	1.5	μs	R <sub>L</sub> = 4.1 kΩ	6,9	10,11
at Output		2531		0.2	0.8	με	St = 1.9kΩ		10,11
Propagation Delay Time to Logic High at Output	TPLH	2530		0.4	1,5	μ5	RE=4.1kΩ	5,9	10,11
		2531		0.3	8.0	jis .	Pi_= 1,9kΩ		
Common Mode Tran- sient immunity at Logic High Level Output	СМН	2530		1000		V/µs	IF +0mA,RL+4.1kΩ,VCM=10Vp-ρ	10	9,10,1
		2531		1000		V/µs	Ig=0mA, RL=1.9kΩ, VCM=10Vp-p		
Common Mode Tran- sient Immunity at Logic Low Level Output	CML	2539		-1000		V/µs	V <sub>CM</sub> =10V <sub>p-p</sub> , R <sub>L</sub> = 4.1kΩ	10	9,10,1
		2531		-1000		V/µs	$V_{CM} = t \cup V_{C-C}$ , $iii_L = 1.9k\Omega$		
Bandwidth	EW			3		MHz	R <sub>1</sub> = 100Ω	8	12

- NOTES:

  1. Daras: linearly above 70°C fras-sir remperature at a sate of 0.8m A°C,

  2. Daras: linearly above 70°C fras-sir remperature at a sate of 1.8m A°C,

  3. Daras: linearly above 70°C fras-sir temperature at a sate of 1.8m A°C,

  4. Daras: linearly above 70°C frasi-sir temperature at a sate of 1.8m M°C.

  5. Each channal,

  6. CURRENT TRANSFER RATIO is defended as the ratio of curputs of ecter current, 10, to the loneard LEO input current, 15, times 100%,

  7. Device considered a two-terminal devece: Fins 1, 2, 3, and 4 shorted together and Pins 5, 8, 7, and 8 shorted together.
- 8. Massured botween plant 1 and 2 shorred together, and plant 3 and 4
- 9. Misspured bottween plan 1 and 2 shorted together, and plan 3 and 4 shorted regents.
  9. Common mode transport immunity in Logic dight level is the maximum to level food level of the Very following the state of the Very following the Very following
- 11. The 4.1kΩ load represents 1 LSTTL unit
- load of 0.38m A and 8,1 kt 3 buf-op remote.

  12. The tracumery at which the ac output voltage is 3d6 below the low irregumer enymptors.




Figure 1. DC end Pulsed Transfer Characteristics.




Figure 3. Input Current vs. Forward Voltage.




Figure 5. Propagation Delay vs. Temperatura,




Figure 2. Current Transfer Ratio vs. Input Current.




Figure 4. Current Transfer Ratio vs. Temperature.




Figure 6. Logic High Output Current vs. Temperature.




Figure 7. Smail-Signal Current Transfer Retio vs. Quiescent Input Current,




Figure B. Frequency Response,




Figure 9. Switching Test Circuit.





Figure 10. Test Circuit for Translent Immunity and Typical Weveforms.



# LSTTL/TTL COMPATIBLE OPTOCOUPLER

6N137

TECHNICAL DATA MARCH 1980



Floure 1.

#### **Features**

- LSTTL/TTL COMPATIBLE: 5V SUPPLY
- ULTRA HIGH SPEED
- LOW INPUT CURRENT REQUIRED
- HIGH COMMON MODE REJECTION
- GUARANTEED PERFORMANCE OVER TEMPERATURE
- RECOGNIZED UNDER THE COMPONENT PROGRAM OF UNDERWRITERS LABORATORIES, INC. (FILE NO. E55361)
- . 3000 Vdc WITHSTAND TEST VOLTAGE


#### Description Applications

The 6N137 consists of a GaAsP photon emitting dioda and a unique integrated detector. The photons are collected in the detector by a photodiode end then amplified by a high gein linear amplifier that drives a Schottky clamped open collector output transistor. The circuit is temperature, current and voltage compensated.

This unique isolator design provides maximum DC and AC circuit isolation between input and output while achieving LSTTL/TTL circuit compatibility. The isolator operational parameters are guaranteed from 0°C to 70°C, such that e minimum input current of 5mA will sink an eight gate fan-out (13mA) at the output with 5 volt V<sub>CC</sub> applied to the detector. This isolation and coupling is achieved with a typical propagation delay of 45ns. The enable input provides geting of the detector with Input sinking and sourcing requirements compatible with LSTTL/TTL interfacing and a propagation delay of 25ns typical.

The 6N137 can be used in high speed digital interfacing epplications where common mode signals must be rejected, such as for a line receiver and digital programming of floating powar supplies, motors, and other machine control systems. The elimination of ground loops can be accomplished in system interfaces such as between a computer and a peripheral memory, printer, controller, etc.

The open collector output provides capability for bussing, OR'ing and strobing.



Recommended Operating

conditions			-	0.0 - 10 -
	Sym.	Min.	Max.	Units
Input Current, Low Level Each Channel	IFL	D	250	μА
Input Current, High Level Each Channel	I <sub>FR</sub>	6.3**	16	mA
High Level Enable Voltage	VLH	2.0	Voc	V
Low Level Enable Voltage (Output High)	V <sub>EL</sub>	0	0.8	٧
Supply Voltage, Output	↓ V <sub>CC</sub>	4.5	5.5	V
Fan Out (TTL Loed)	N		8	
Operating Temperature	TA	0	70	°C

## Absolute Maximum Ratings<sup>\*</sup>

(No derating required up to 70°C)
Storage Tempereture55° C to +125° C
Operating Temperature 0°C to +70°C
Lead Solder Temperature
Peak Forward Input (1.6mm below seeting plane)
Current 40mA (1≤ 1msec Duration)
Average Forward Input Current
Reverse Input Voltage 5V
Enable Input Voltage 5.5V
(Not to exceed V <sub>CC</sub> by more than 500mV)
Supply Voltage - Vcc
Output Current - Io 50mA
Output Collector Power Dissipation 85mW
Output Voltage - Vo 7V

 \*6.3mA condition permits at least 20% CTR degradation guardband. Initial switching threshold is 5mA or less.

# **Electrical Characteristics**

# OVER RECOMMENDED TEMPERATURE ( $T_A = 0^{\circ}C$ TO $70^{\circ}C$ ) UNLESS OTHERWISE NDTED

Parameter	Symbol	Min.	Тур,**	Max.	Units	Test Conditions	Figure	Note
High Level Output Current	Іон*	,	50	250	μΑ	V <sub>CC</sub> =5.5V, V <sub>O</sub> =5.6V, I <sub>F</sub> =250μA, V <sub>E</sub> =2.0V	6	
Low Level Output Voltage	VoL*		0.5	0.6	٧	V <sub>CC</sub> =5.6V, I <sub>F</sub> =5mA, V <sub>EH</sub> ≈2.0V I <sub>OL</sub> (Sinking) =13mA	3,5	
High Level Enable Current	I <sub>EH</sub>		-1.0		mA	V <sub>CC</sub> =5.5V, V <sub>E</sub> =2.0V		
Low Levet Enable Current	≀eL*		-1.6	-2.0	mA	V <sub>CC</sub> =5.5V, V <sub>E</sub> =0.5V		
High Level Supply Current	I <sub>CCH</sub> *		7	15	mA	V <sub>CC</sub> =5.5V, I <sub>F</sub> =0 V <sub>E</sub> =0.5V		
Low Level Supply	I <sub>CCL</sub> *		13	18	Am	V <sub>CC</sub> =5.5V, l <sub>F</sub> =10mA V <sub>E</sub> =0.5V		
Input-Output Insulation Leakage Current	l <sub>F</sub> o*	and a many control of the control of	-	1,0	μΑ	Relative Humidity=45% T <sub>A</sub> =25°C, t=5s V <sub>1.0</sub> =3000Vde		5
Resistance (Input-Output)	R <sub>I-O</sub>		7012		Ω	V <sub>FO</sub> =500V, T <sub>A</sub> =25°C		5
Capacitance (Input-Output)	CI-O		0.6		pF	f=1MHz, TA=25°C		5
Input Forward Voltage	V <sub>F</sub> *		1.5	1.75	V	l <sub>F</sub> =10mA, T <sub>A</sub> =25°C	4	8
Input Reverse Breakdown Voltage	BV <sub>R</sub> *	5			V	I <sub>R</sub> =10μA, T <sub>A</sub> =25°C		
Input Capacitance	CIN		60		pF	V <sub>F</sub> =0, f=1MHz		
Current Transfer Ratio	CTR		700		%	I <sub>E</sub> =5.0mA, R <sub>L</sub> =100Ω	2	7

<sup>\*\*</sup>All Typical values are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C

# Switching Characteristics at $T_A=25$ °C, $V_{CC}=5V$


Parameter	Symbol	Min.	Тур.	Max.	Units	Test Conditions	Figure :	Note
Propagation Delay Time to High Output Level	tpLH*		45	75	ns	R <sub>L</sub> =350Ω, C <sub>L</sub> =15pF, I <sub>F</sub> =7.5mA	7,9	1
Propagation Delay Time to Low Output Level	tpHL"		45	75	กร	$R_L$ =350 $\Omega$ , $C_L$ =15pF, $I_F$ =7.5mA	7,9	2
Output Rise Fall Time (10-90%)	ir, if		25	6	ns	R <sub>L</sub> =350Ω, C <sub>L</sub> =15pF, I <sub>F</sub> =7.5mA		
Propagation Delay Time of Enable from V <sub>EH</sub> to V <sub>EL</sub>	<sup>t</sup> ELH		25	I d'herretta II urma bi ute	ពន	R <sub>L</sub> =350Ω, C <sub>L</sub> =15pF, I <sub>F</sub> =7.5mA, V <sub>EH</sub> =3.0V, V <sub>EL</sub> =0.5V	8	3
Propagation Delay Time of Enable from V <sub>EL</sub> to V <sub>EH</sub>	<sup>†</sup> EHL		15		ns	R <sub>L</sub> =350Ω, C <sub>L</sub> =15pF, I <sub>F</sub> =7.5mA V <sub>EH</sub> =3.0V, V <sub>EL</sub> =0.5V	8	4
Common Mode Transient Immunity at Logic High Output Level	CMH	-	50		v/µs	V <sub>CM</sub> =10V R <sub>L</sub> =350Ω, V <sub>O</sub> (mIn.)=2V, I <sub>F</sub> =0mA	11	6
Common Mode Transient Immunity at Logic Low Output Level	CML		-150		ν/μς	$V_{CM}$ =10V R <sub>L</sub> =350 $\Omega$ , $V_{O}$ (max.)=0.8V, $t_{E}$ =5mA	11	6

### Operating Procedures and Definitions

**Logic Convention**. The 6N137 is defined in terms of positive logic.

Bypassing. A ceramic capacitor (.01 to  $0.1\mu\mathrm{F}$ ) should be connected from pin 8 to pin 5 (Figure 12). Its purpose is to stebilize the operation of the high gain linear amplifier. Failure to provide the bypassing may impair the switching properties. The total lead length between capacitor and coupler should not exceed 20mm.

Polarities. All voltages are referenced to network ground (pin 5). Current flowing toward a terminal is considered positive. Enable Input. No external pull-up required for a logic (1), i.e., can be open circuit.



Note: Deshed characteristics — denote pulsed operation only.




Figure 2. Optocouple: Collector Characteristics.




Figure 3. Input-Output Characteristics.

#### NOTES:

- This PLR propagation dates is measured from the 3.75mA point on the trailing edge of the input pulse to the 1.5V point on the trailing edge of the output pulse.
- The I<sub>PRC</sub> propagation dates is measured from the 3.75mA point on the leading adge of the input pulsa to 1,5V point on the leading adge of the output pulsa.
- The I<sub>ELH</sub> enable propagation delay is measured from the 1.5V point of the trailing edge of the input pulsar to the 1.5V point on the trailing edge of the output pulsar.
- The I<sub>EHL</sub> enable propagation dates to measured from the 1.5V point on the leading edgs of the input pulse to the 1.5V point on the leading edgs of the autout pulse.
- Device considered a two terminal device: pins 2 and 3 shorted together, and pine 5, 6, 7, and 8 shorted together.
- 8. Common mode (ransish) immunity in Logic High level is the maximum tolerable (positive) dV<sub>CM</sub>/di on the teading edge of the common mode pulse, V<sub>CM</sub>, to assure that the output will remain in a Logic High state (i.e., V<sub>O</sub>>2.0V). Common mode transism immunity in Logic Low level is the maximum tolerable (negative) dV<sub>CM</sub>/di on the Irailling edge of the common mode pulse signal, V<sub>CM</sub>, to essure that the output will remain in a Logic Low state (i.e., V<sub>O</sub><0.8V).</p>
- DC Current Trenster Relia is defined as the ratio of the output collector current to the forward bias input current times 100%.
- All 10mA V<sub>P</sub> decreases with increesing temperature at the rate of 1.6mV/°C.




Figure 4, Input Diode Forward Characteristic.




Figure 5. Output Voltage, VOL vs. Temperature and Fan-Out,






Figure 6. Output Current, IOH vs. Temperature [1p=250µA].





N.C. Bus (FRONT)

N.C. Bus (FRONT)

N.C. Bus (FRONT)

ENABLE (IF USEO)

OUTPUT 1

Figure 12. Recommended Printed Circuit Board Layout.


<sup>\*\*</sup> JEDEC Registered Data



# HIGH CMR, HIGH SPEED OPTOCOUPLER

HCPL - 2601

TECHNICAL DATA MARCH 1980



#### Features


- INTERNAL SHIELD FOR HIGH COMMON MODE REJECTION (CMR)
- HIGH SPEED
- GUARANTEED MINIMUM COMMON MODE TRANSIENT IMMUNITY: 1000V/µs
- LSTTL/TTL COMPATIBLE
- LDW INPUT CURRENT REOURED: 5mA
- GUARANTEED PERFORMANCE OVER TEM-PERATURE: 0°C to 70°C
- STROBABLE DUTPUT
- RECOGNIZED UNDER THE CDMPDNENT PROGRAM OF UNDERWRITERS LABORA-TORIES, INC. (FILE NO. E55361)
- 3000 Vdc WITHSTAND TEST VOLTAGE

#### Description

The HCPL-2601 optically coupled gate combines a GaAsP light emitting diode and an integrated high gain photon detector. An enable input allows the detector to be strobed. The output of the detector I,C. Is an open collector Schotiky clamped transistor. The internal shield provides a guaranteed common mode transient immunity specification of 1000 volts/µsec., equivalent to rejecting 8 300 volt P-P sinusoid at 1 MHz.

This unique design provides maximum D.C. and A.C. circuit Isolation while achieving TTL compatibility. The Isolator D.C. operational parameters are guaranteed from 0°C to 70°C allowing troublefree system performance. This isolation is achieved with a typical propagation delay of 35 nsec.

The HCPL-2601's are suitable for high speed logic interfacing, input/output buffering, as line receivers in environments that conventional line receivers cannot tolerate and are recommended for use in extremely high ground or induced noise environments.



## **Applications**

- Isolated Line Receiver
- Simplex/Multiplex Data Transmission
- Computer-Peripheral Interface
- Microprocessor System Interface
- Digital Isolation for A/D, D/A Conversion
- Switching Power Supply
- Instrument Input/Output Isolation
- Ground Loop Elimination
- Pulse Transformer Replacement

## Recommended Operating

Cor	nditions	Sym.	Min.	Max	Units
	Input Current, Low Level	IFL	0	250	μА
	Input Current, High Level	Тру	6,31	15	mA
, .	Supply Voltaga, Outpub	Vice	4.5	5.5	V **
	High Level Enable Voltage	VEII	2.0	Vcc <sub>2</sub> ;	ν
	Low Level Enable Voltage	VEL	0	0.8	V
r	Fan Out (TTL Load)	N		8	
	Operating Temperature	TA	0	70	°C

## **Absolute Maximum Ratings**

(No Derating Required up to 70°C)
Storage Temperature65° C to +125° C
Operating Temperature 0° C to +70° C
Lead Solder Temperature 260°C for 10 \$
(1.6mm below seating plane)
Forward Input Current - IF (see Note 2) 20 mA
Reverse Input Voltage
Supply Voltage – V <sub>CC</sub>
Enable input Voltage - VE
(Not to exceed V <sub>CC</sub> by more than 500 mV)
Output Collector Current - Io
Output Collector Power Dissipation 40 mW
Quinut Collector Voltage - Vo 7V

Electrical Characteristics
(Over Recommended Temperature, T<sub>A</sub> = 0°C to +70°C, Unless Otherwise Noted)

Parameter	Symbol	Min.	"Typ."	Max.	Units	Test Conditions	Figure	Note
High Level Output Current	Іон		7	250	μA	$V_{CC} = 5.5V$ , $V_{O} = 5.5V$ , $I_{F} = 250 \mu A$ , $V_{E} = 2.0 V$	2	
Low Level Output Voltage	V <sub>OL</sub>		0.4	0.6	V	$V_{CC} = 5.5V$ , $I_{T} = 5 \text{ mA}$ $V_{E} = 2.0 \text{ V}$ , $I_{OL}$ (Sinking) = 13 mA	3,5	
High Level Supply Current	<sup>1</sup> ссн		10	15	mA	$V_{CC} = 5.5V$ , $I_F = 0$ , $V_E = 0.5 V$		-
Low Level Supply Current	{ccr		15	18	mA	$V_{CC} = 5.5V$ , $I_F = 10$ mA, $V_E = 0.5$ V	**	
Low Level Enable Current	EL		-1.6	-2.0	mA	$V_{\rm CC} = 5.5 \text{ V}, \text{ V}_{\rm E} = 0.5 \text{ V}$		
High Level Enable Current	I <sub>ER</sub>		-1.6		mA	$V_{CC} = 5.5 \text{ V}, V_{E} = 2.0 \text{V}$		
High Level Enable Voltage	VEH	2.0			V			11
Low Level Enable Voltage	VEL			0.8	V			
Input Forward Voltage	VF		1.5	1.75	V	I <sub>F</sub> = 10 mA, T <sub>A</sub> = 25°C	4	
Input Reverse Breakdown Voltage	BVR	5		 	٧	I <sub>R</sub> = 10 μA, T <sub>A</sub> = 25°C		
Input Capacitance	CiN		60	****	рF	VF = 0, f = 1 MHz		
Input Diode Temperature Coefficient	$\frac{\Delta V_F}{\Delta T_A}$	·	-1.6		mV/°C	i <sub>F</sub> = 10 mA		
Input-Output Insulation Leakage Current	11-0			1	μΑ	Relative Humidity = 45% $T_A = 25^{\circ} \text{ C}, t = 5 \text{ s},$ $V_{I-O} = 3000 \text{ Vdc}$		3
Resistance (Input-Output)	R <sub>I</sub> -o		10-1		Ω	V <sub>I-O</sub> = 500 V		3
Capacitance (Input-Output)	C <sub>i=0</sub>		0.6		pF	f = 1 MHz		3

<sup>&#</sup>x27;Aff typical values are at  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}$  C.


# Switching Characteristics (TA = 25°C, V+ = 5V)


Parameter	Symbol	Min.	Тур.	Max.	Units	Test Conditions	Figure	Note
Propagation Delay Time to High Output level	tpLH		35	75	ns	*	6	4
Propagation Delay Time to Low Output Level	tpHL		35	75	กร	R <sub>L</sub> = 350 Ω C <sub>L</sub> = 15 pF	6	5
Output Rise Time (10-90%)	t,		25		ns	I <sub>F</sub> = 7.5 mA		
Output Fall Time (90-10%)	t <sub>f</sub>		15		ns	Í		
Propagation Delay Time of Enable from V <sub>EH</sub> to V <sub>EL</sub>	telh		25		ns	$R_{I_r} = 350 \Omega_r$ $C_L = 15 pF_r$ $I_F = 7.5 mA_r$ $V_{FH} = 3 V_r$ $V_{EL} = 0 V_r$	9	6
Propagation Delay Time of Enable from V <sub>EL</sub> to V <sub>EH</sub>	tenL		15		ns	$R_L = 350 \ \Omega, \ C_L = 15 \ pF, \ I_F = 7.5 \ mA, \ V_{EH} = 3 \ V, \ V_{H_L} = 0 \ V$	9	7
Common Mode :- Translent Immunity at High Output Level	ÇМн	1000	10,000		V/μs	$V_{CM} = 50 \text{ V (peak)},$ $V_{O} \text{ (min.)} = 2 \text{ V},$ $R_{L} = 350 \Omega, I_{F} = 0 \text{ mA}$	12	8,10
Common Mode Translent Immunity at Low Output Level	CML	-1000	-10,000		V/µs	$V_{CM} = 50 \text{ V (peak)},$ $V_{O} \text{ (max.)} = 0.8 \text{ V},$ $R_{L} = 350 \Omega, I_{F} = 7.5 \text{ mA}$	12	9,10

#### NATES

- Bypassing of the power anpply line is required, with a 0.01 µF ceramic disc capacitor adjacent to each isolator as illustrated in Figure 15. The power supply bus for the isolator(s) should be apparate from the bus for any active loads, otherwise a larger value of bypass capacitor (up to 0.1 µF) may be needed to suppress regenerative feedback via the power supply.
- Peaking circnits may produce transient input currents npto 50 mA, 50
  ns maximum pulse width, provided availage current does not exceed 20
  mA.
- Device considered a two terminal daylog: plns 1, 2, 3 and 4 shorted logether, and pins 5, 6, 7 and 8 shorted logether.
- The left propagation delay is measured from the 3.75 mA point on the Iralling edge of the input pulse to the 1.5 V point on the falling edge of the outent pulse.
- The IPHs propagation delay is moscured from the 3.75 mA point on the leading edge of the input pulse to the 1.5V point on the leading edge of the output pulse.

- The I<sub>ELH</sub> enable propagation datey is measured from the 1.5 V point on the trailing adge of the onable input pulse to the 1.5 V point on the trailing edge of the output pulse.
- The IshL enable propegation deley is measured from the 1.5 V point on the leading adge of the enable input pulse to the 1.5 V point on the leading edge of the output prise.
- 8. CMn is the maximum tolerable rate of rise of the common mode voltage to assnut that the output will remain in a high logic state (i.a., Voltage 20 N).
- 9. CM<sub>L</sub> is the meximum tolerable rate of fell of the common mode voltage to assure that the output will remain in a low logic state (i.e.,  $V_{\rm OUT}$  < 0.5 yr.
- 10. For einusoidal vollages,  $\left(\frac{|dv_{CM}|}{dI}\right)_{lines} = \pi f_{CM}V_{CM} (p \cdot p)$
- 11. No external pull up is required for a high logic state on the enable input.









# HIGH CMR LINE RECEIVER OPTOCOUPLER

HCPL-2602

TECHNICAL DATA MARCH 1960





#### **Features**

- LINE TERMINATION INCLUGED NO EXTRA CIRCUITRY REQUIRED
- ACCEPTS A BROAD RANGE OF DRIVE CONDITIONS
- GUARDBANDED FOR LED DEGRADATION
- LED PROTECTION MINIMIZES LED EFFICIENCY DEGRADATION
- HIGH SPEED 10Mbs (LIMITED BY TRANSMISSION LINE IN MANY APPLICATIONS)
- INTERNAL SHIELD PROVIDES EXCELLENT COMMON MDDE REJECTION
- EXTERNAL BASE LEAD ALLOWS "LED PEAKING" AND LED CURRENT ADJUSTMENT
- . 3000 Vdc WITHSTAND TEST VDLTAGE
- RECDGNIZED UNDER THE COMPONENT PROGRAM OF UNDERWRITERS LABORATORIES, INC. (FILE ND. E56361)

#### **Applications**

- Isolafed Line Receiver
- Simplex/Multiplex Dafa Transmission
- Computer-Peripheral Intertace
- Microprocessor System Interface
- Digifal isolation for A/D, D/A Conversion
- Current Sensing
- Instrument Input/Output Isolation
- Ground Loop Elimination
- Pulse Transformer Replacement

#### Description

The HCPL-2602 optically coupled line receiver combines a GaAsP light amitting diode, an input current regulator and an integrated high gain photon detector. The input regulator serves as a line termination for line receiver applications. It clamps the line voltage and regulates the LED current so line reflections do not interfere with circuit performance.

The regulator allows a typical LED current of 8.5 mA before if sfarts to shunt excess current. The output of the detector icles an open collector Schoffky clamped transistor. An enable input gates the detector. The infernal detector shield provides a guaranteed common mode transient immunity specification of 1000V/usec, equivalent to rejecting a 300V P-P sinusoid at 1 MHz.

DC specifications are delined similar to TTL logic and are guaranteed from 0°C to 70°C allowing frouble free interfacing with digital logic circuits. An Input current of 5 mA will sink an aight gate fan-out (TTL) at the output with a typical propagation delay from input to output of only 45 nsec.

The HCPL-2602's are useful as line receivers in high noise environments that conventional line receivers cannot folerale. The higher LED threshold voltage provides improved immunity to differential noise and the internally shielded detector provides orders of magnitude improvement in common mode rejection with little or no sacrifice in speed.

## **Electrical Characteristics**

(Over Recommended Temperature, T<sub>A</sub> = 0° C to +70° C, Unless Otherwise Noted)

Parameter	Symbol	Min.	Typ.*	Max.	Units	Test Conditions	Figure	Note
High Level Output Current	Іон		7	250	μΑ	$V_{CC} = 5.5V$ , $V_{O} = 5.5V$ $I_{\xi} = 250 \mu\text{A}$ , $V_{\xi} = 2.0V$	4	
Low Level Output Voltage	VaL		0.4	0.6	٧	V <sub>CC</sub> =5.5V, I <sub>1</sub> =5 mA 2 V <sub>E</sub> =2.0V, I <sub>OL</sub> (Sinking)=13 mA		2
Input Voltage	V <sub>E</sub>		2.0	2,4	V	.∕Ij=5 mA	3 .	
			2.3	2.7 .		∬=60 mA	3	
Input Reverse Voltage	VR		0.75	0.95	V ·	∴I <sub>R</sub> =5 mA	:	:
Low Level Enable Current	IEL		-1.6	-2.0	mA	V <sub>CC</sub> =5.5V, V <sub>E</sub> ∞0.5V	.:	
High Level Enable Current	IEH		-1.0		mA	V <sub>CC</sub> =5.5V, V <sub>E</sub> =2.0V		
High Level Enable Voltage	VEH	2.0			V			- 11
Low Level Enable Voltage	VEL			0.8	V			
High Level Supply Current	lach		10	15	mA	V <sub>CC</sub> =5.5V, 1 <sub>(</sub> ≠0, V <sub>E</sub> =0.5V		
Low Level Supply Current	CCL		16	19	πΑ	V <sub>CC</sub> =5.5V, I <sub>I</sub> ≃60 mA V <sub>E</sub> =0.5V		
Input Capacitance	G <sub>IN</sub>		90		pF	V <sub>I</sub> =0, f=1 MHz; (PIN 2-3)		
Input-Output Insulation Leakage Current	110			1	μΑ	Relative Humidity=45%  TA=25°C, t=5 s,  VI-0=3000 Vdc		3
Resistance (Input-Output)	R <sub>I-O</sub>		1012		Ω	V <sub>I-D</sub> =500V		3
Capacitance (Input-Output)	C <sub>1-O</sub>		0.6		pF	f = 1 MHz		3

<sup>\*</sup>All typical values are at  $V_{CC}$  =  $5V_eT_A$  =  $25^\circ_cC$ .

# Switching Characteristics (T<sub>A</sub> = 25°C, V<sub>CC</sub> = 5V)

Parameter	Symbol	Min.	Тур.	Max.	Units	Test Conditions	Figure	Note
Propagation Delay Time to High Output Level	tplH		45	75	រាន		6	4
Propagation Dalay Time to Low Output Level	tpHL		45	75	ns	$R_L = 350 \Omega$ $C_L = 15 pF$	6	5
Output Rise Time (10-90%)	t <sub>r</sub>		25		ms	I <sub>I</sub> = 7,5 mA		
Output Fall Time (90-10%)	tf		15	200	ns			7,
Propagation Delay Time of Enable from V <sub>EH</sub> to V <sub>EL</sub>	telh		25		ΠS	R <sub>L</sub> =350Ω, C <sub>L</sub> =15 pF, I <sub>1</sub> =7.5 mA, V <sub>EH</sub> =3 V, V <sub>EL</sub> =0 V	10	6
Propagation Delay Time of Enable from V <sub>EL</sub> to V <sub>EH</sub>	tenL		15		ns	** *	10	7
Common Mode Transient Immunity at High Output Level	СМН	1000	10,000		V/µs	V <sub>CM</sub> =50 V (peak), V <sub>O</sub> (min.)=2 V, R <sub>E</sub> =350Ω, I <sub>I</sub> =0 mA	12	8
Common Mode Transient Immunity at Low Output Level	CML	-1000	-10,000		V/μs	$V_{CM}$ =50 V (peak), $V_{O}$ (max.)=0.8 V, $R_{L}$ =350 $\Omega$ , $I_{I}$ =7.5 mA	12	9

## Using the HCPL-2602 Line Receiver Optocoupler

The primary objectives to fulfil! when connecting en optocoupler to a transmission line are to provide a minimum, but not excessive, LED current and to properly terminate the line. The Internal regulator in the HCPL-2602 simplifies this task. Excess current trom variable drive conditions such as line length variations, line driver differences and power supply fluctuations are shunted by the regulator. In fact, with the LED current regulated, the line current can be increased to improve the immunity of the system to differentiel-mode-noise and to enhance the data rate capability. The designer must keep in mind the 60 mA input current maximum rating of the HCPL-2602, in such cases, and may need to use series limiting or shunting to prevent overstress.

Design of the terminetion circuit is also simplified; in most cases the transmission line can simply be connected directly to the input terminals of the HCPL-2602 without the need for additional series or shunt resistors. If reversing line drive is used if may be desirable to use two HCPL-2602's, or an external Schottky diode to optimize data rate.

## Polarity Non-Reversing Drive

High data rates can be obtained with the HCPL-2602 with polarity non-reversing drive. Figure (a) illustrates how a 74S140 line driver can be used with the HCPL-2602 and shielded, twisted pair or coax cable without any additional components. There are some reflections due to the "active termination" but they do not interfere with circult performance because the regulator clamps the line voltage. At longer line lengths IPLH increases faster than IPHI since the switching threshold is not exactly halfway between asymptotic line conditions. It optimum data rate is desired, a series resistor and peaking capacitor can be used to equalize IPLH and IPHL. In general, the peaking capacitance should be as large as possible; however, if it is too large it may keep the regulator from achieving turn-off during the negative (or zero) excursions of the input signal. A sate rule:

make C≤16t

where C = peaking capacitance in picolarads t = data bit interval in nanoseconds

## Polarity Reversing Drive

A single HCPL-2602 can elso be used with polarity reversing drive (Figure b). Current reversal is obtained by way of the substrate Isolation diode (substrate to collector). Some reduction of data rate occurs, however, because the substrate diode stores charge, which must be removed when the current changes to the forward

direction. The effect of this is a longer t<sub>PHL</sub>. This effect can be eliminated and date rate improved considerably by use of a Schottky diode on the input of the HCPL-2602.

For optimum noise rejection as well as balanced delays a eplit-phase termination should be used along with a flip-flop at the output (Figure c). The result of current reversal in split-phase operation is seen in Figure (c) with switches A and B both OPEN. The coupler inputs are then connected in ANTI-SERIES; however, because of the higher sleady-state termination voltage, in comparison to the single HCPL-2602 termination, the forward current in the substrate diode is lower and consequently there is less junction charge to deal with when switching.

Closing switch B with A open Is done mainly to enhance common mode rejection, but elso reduces propagation delay slightly because line-to-line capacitance offers a slight peaking effect. With switches A and B both CLOSED, the shield ects as a current return path which prevents either input substrete diode from becoming reversed blased. Thus the data rate is optimized as shown in Figure (c).

#### Improved Noise Rejection

Use of additional logic at the output of two HCPL-2602's operated in the split phase termination, will greatly improve system noise rejection in addition to balancing propagation delays as discussed earlier.

A NAND flip-flop otters Infinite common mode rejection (CMR) for NEGATIVELY sloped common mode transients but requires tpHL>tpLH for proper operation. A NOR flip-flop has infinite CMR for POSITIVELY sloped transients but requires IpHL < tpLH for proper operation. An exclusive-OR llip-flop has Infinite CMR for common mode transients of EITHER potentially and operates with either tpHL>tpLH or IpHL < IpHH.

With the line driver and transmission line shown in Figure (c),  $I_{PHL}\!>\!I_{PLH}$ , so NAND gales are preferred in the R-S fillp-flop. A higher drive amplitude or different circuit configuration could make  $I_{PHL}\!<\!f_{PLH}$ , in which case NOR gales would be preferred, it it is not known whether  $f_{PHL}\!>\!f_{PLH}$ , or it the drive conditions may vary over the boundary for these conditions, the exclusive-OR llip-flop of Figure (d) should be used.

#### RS-422 and RS-423

Line drivers designed for RS-422 and RS-423 generally provide edequale voltage end current for operating the HCPL-2602. Most drivers also have characteristics allowing the HCPL-2602 to be connected directly to the driver terminals. Worst case drive conditions, however, would require current shunting to prevent overstress of the HCPL-2602.




Figure a. Polarity Non-Reversing.




Figure b. Polarity Reversing, Single Ended.




Figura c. Polarity Reversing, Spilt Phase.




Figure d. Flip Flop Configurations.

# Recommended Operating Conditions

	Sym.	Min.	Max	Units
Input Current, Low Level	il.	0	250	μA
Input Current, High Level	JH.	5	60	.mA
Supply Voltage, Output	Vcc	4.5	5.5	V
High Level Enable Voltage	VEII	2.0	Vcc	٧
Low Level Enable Voltage	Y <sub>EJ</sub> .	Ü	0.8	.₩
Fan Out (TTL Load)	N		8	
Operating Temperature	⊗T <sub>A</sub>	0	70 .	°C


## **Absolute Maximum Ratings**

Storage Temperature ,,,,,,,,,,,,,,, -55°C to +125°C
Operating Temperature 0°C to +70°C
Lead Solder Temperature 260°C for 10 s
(1.6mm below seating plane)
Forward Input Current - I 60 mA
Reverse Input Current 60 mA
Supply Voltage = V <sub>CC</sub>
Enable Input Voltage – VE 5.5 V
(Not to exceed V <sub>CC</sub> by more than 500 mV)
Oulput Collector Current - Io
Output Collector Power Dissipation 40 mW
Output Collector Voltage - Vo 7 V
Input Current, Pin 4 ±10 mA

#### NOTES

- Bypassing of the power supply line is required, with a 0.01 μF ceramic disc capacitor adjacent telesch isotater as illustrated in Figure 15. The power supply but for the isotator(s) should be separated trem the but for any actival leads, otherwise a larger value of bypass capaciter (up to 0.1 μF) may be needed to suppress regenerative leedback via the power aupply.
- Tha HOPL 2802 is lested such that eperation at i<sub>1</sub> minimum of 5 mA will
  provide the user a minimum of 20% guardband for LED light output
  degradation.
- Oevice considered a live lerminal device: pins 1, 2, 3 and 4 sherted rogether, and pins 5, 6, 7 and 8 shorted rogether.
- The L<sub>PLH</sub> propagation delay is measured from the 3.75 mA point on the Itailing edge of the Input pulse to the 1.5 V point on the traiting edge of the output pulse.
- The I<sub>PHL</sub> prepagation delay is measured from the 3.75 mA peint en the leading edge of the input pulsa te the 1.5V point on the leading edge of the eutout pulsa.

- The I<sub>FLH</sub> anable propagation delay is measured from the 1.5 V point on the trailing edge of the anable input pulse to the 1.5 V point on the trailing edge of the output pulse.
- The I<sub>3-RL</sub> enabla prepagation delay is measured from the 1.5 V point on the leading edge of the enable input pulsa to the 1.5 V point on the leading edge of the output pulse.
- CM<sub>II</sub> is the maximum relatable rate of rise of the demmen mode veltage to assure that the output will remain in a high legic state (i.e., V<sub>IMTI</sub> >2.0 V).
- CM<sub>1</sub> is the maximum telerable rate of fall of the common mode voltage to assure that the output will remain in a low legic state (i.e., V<sub>OCT</sub> < 0.8 V).
- 10. For sinusoidal vollages,  $\left(\frac{|dv_{l,M}|}{dt}\right)_{max} = mt_{l,M}V_{l,M}(p,p)$
- 11. No external pull up is required for a high legic state on the enable input.



I<sub>F</sub> - FORWARD INPUT CURRENT - mA
Figure 2. Output Voltage vs. Forward

Input Current




Figure 3. Input Characteristics.





Figure 4. High Level Output Current vs. Temperature.



20 30 40 50 60 T<sub>A</sub> - TEMPERATURE - C

Figure 5. Low Level Output Voltage ve. Temperature.




Figure 6. Test Circuit for IpHL and IpLH




Figure 7. Propagetion Delay ve. Temparature.




Figure 8. Propagation Delay vs. Pulse input Current.




Figure 9. Riae, Fall Time vs. Tamperature.




Figure 10. Test Circuit for I<sub>EHL</sub> and I<sub>ELH</sub>




Figure 11. Enable Propagation Delay vs. Temparatura.




Figure 12. Test Circuit for Common Mode Transient Immunity and Typicat Waveforms.




Figure 13. Common Mode Translent tmmunliy vs. Common Mode Translent Amplitude.




Figure 14. Relative Common Mode Translant (immunity vs. Temparature.





Figure 15. Recommended Printed Circuit Board Layout.



# DUAL TTL COMPATIBLE OPTOCOUPLER

HCPL - 2630

TECHNICAL DATA MARCH 1980



#### **Features**

- HIGH OENSITY PACKAGING
- OTL/TTL COMPATIBLE: 5V SUPPLY
- ULTRA HIGH SPEEO
- LOW INPUT CURRENT REQUIRED
- HIGH COMMON MODE REJECTION
- GUARANTEEO PERFORMANCE OVER TEMPERATURE
- RECOGNIZEO UNOER THE COMPONENT PROGRAM OF UNOERWRITERS LABORATORIES, INC. (FILE NO. E55361)
- . 3000Vdc WITHSTAND TEST VOLTAGE


#### Description/Applications

The HCPL-2630 consists of a pair of inverting optically coupled gates each with a GaAsP photon emitting diode and a unique integrated detector. The photons are collected in the detector by a photodioda and then amplified by a high gain linear amplifier that drives a Schottky clamped opan collector output transistor. Each circuit is temperature, current and voltage compensated,

This unique dual coupler design provides maximum DC and AC circuit isolation between each input and output while achieving DTL/TTL circuit compatibility. The coupler operational parameters are guaranteed from 0°C to 70°C, such that a minimum input current of 5 mA in each channel will sink an eight gate fan out (13 mA) at the output with 5 volt V<sub>CC</sub> applied to the detector. This isolation and coupling is achieved with a typical propagation dalay of 50 nsec.

The HCPL-2630 can be used in high spead digital interface applications where common mode signals must be rejected such as for a line receiver and digital programming of floating power supplies, motors, and other machine control systems. The elimination of ground loops can be accomplished between system interfaces such as between a computer and a peripheral mamory, printer, controller, etc.

The open collector output provides capability for bussing, strobing and "WIRED-OR" connection. In all applications, the dual channel configuration allows for high density packaging, increased convenience and more usable board space.



# Recommended Operating Conditions

	Sym	Mín.	Max.	Units
Input Current, Low Level				
Each Channel	IFL	0	250	μA
Input Current, High Level				
Each Channel	IFH	6.3*	15	mA
Supply Voltage, Output	Vcc	4.5	5,5	V
Fan Out (TTL Load)				
Eách Channel	N.	ŀ	8	
Operating Temperature	ΤA	0	70	°c

#### Absolute Maximum Ratings

(No derating required up to 70°C)	
Storage Temperature	5°C to +125°C
Operating Temperature	0°C to +70°C
Lead Solder Temperature	260°C for 10s
(1.6mm below	seating plane)

\*6.3mA condition permits at least 20% CTR degradation guardband, initial switching threshold is 5mA or less,

### **Electrical Characteristics**

## OVER RECOMMENDED TEMPERATURE (TA = 0°C TO 70°C) UNLESS OTHERWISE NOTED

Parameter	Symbol	Min.	Typ.*	Max.	Units	Test Conditions	Figure	Note
High Level Output Current	1он		50	250	ДД	$V_{CC} = 5.5V$ , $V_{O} = 5.5V$ , $I_{F} = 250\mu A$		3
Low Level Output Voltage	VoL		0.5	0.6	V	V <sub>CC</sub> ≈ 5.5V, f <sub>E</sub> ≈ 5mA l <sub>OL</sub> (Sinking) = 13mA	3	3
High Level Supply Current	IccH		14	30	mA	V <sub>CC</sub> = 5.5V, I <sub>F</sub> = 0 (8oth Channels)		
Low Level Supply	lccr		26	36	·mA	V <sub>CC</sub> = 5.6V, (p = 10mA (Both Channels)	1000	35
Input - Output Insulation Leakage Current	1120			1.0	μΑ	Relative Humidity = 45%  T <sub>A</sub> = 25°C, t = 5s,  V <sub>1-0</sub> = 3000Vdc	· · · · · · · · · · · · · · · · · · ·	4
Resistance (Input-Output)	Rio		1012		Ω	V <sub>I-O</sub> = 500V, T <sub>A</sub> = 25°C		4
Capacitance (Input Output)	CIO		0.6		ρF	f = 1MHz, TA = 25°C		4
Input Forward Voltage	VF		1.5	1.75	V	1F = 10mA, TA = 25°C	4	7,3
Input Reverse Breakdown Voltage	BVR	5			, V	$\xi_{\rm H} = 10 \mu \rm A$ , $T_{\rm A} = 25  \rm ^{\circ} \rm C$		
Input Capacitance	CIN		60		ρF	V <sub>F</sub> = 0, f = 1MHz		3
Input-Input Insulation Leakage Current	114	_	0.005		μА	Relative Humidity = 45%, i=5s, V <sub>I-1</sub> =500V		8
Resistance (Input-Input)	R <sub>let</sub>		1011		Ω	V <sub>E3</sub> = 500V		8
Capacitance (Input-Input)	C <sub>1-1</sub>		0.25		ρF	f = 1MHz		8
Current Transfer Ratio	CTR		700		%	$I_F = 5.0 \text{mA}, R_L = 100 \Omega$	2	6

<sup>\*</sup>All typical values are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C

# Switching Characteristics at $T_A = 25$ °C, $V_{CC} = 5$ V


#### **EACH CHANNEL**

Parameter	Symbol	Min.	Тур.	Max.	Units	Test Conditions	Figure	Note
Propagation Delay Time to High Output Level	t <sub>PLH</sub>		55	75`	ns	$R_{\rm L} = 350 \ \Omega_{\rm c} \ C_{\rm L} = 15 \ \rm pF.$ $I_{\rm F} = 7.5 \ \rm mA$	6,7	1
Propagation Delay Time to Low Output Level	<sup>t</sup> PHL		40	75	ns	$R_L = 360 \Omega, C_L = 15pF.$ $I_F = 7.5 \text{mA}$	6,7	2
Output Rise-Fall Time (10-90%)	tr. if		25		ns	R <sub>L</sub> = 350 Ω, C <sub>L</sub> = 15pF, I <sub>F</sub> = 7.5mA		
Common Mode Transient Immunity at High Output Level	CM <sub>H</sub>		50		V/μs	$V_{CM} = t0V_{p-p},$ $R_{L} = 350 \Omega,$ $V_{O} \text{ (min.)} = 2V, I_{S} = 0\text{mA}$	9	5
Common Mode Transient Immunity at Low Output Level	CML		-150		V/μs	$V_{CM} = 10V_{p-p}$ , $R_L = 350 \Omega$ , $V_O$ (max.) = 0.8V $I_F = 7.5 \text{mA}$	9	5

NOTE: It is essential that a bypass capacitor (,01µF to 0,1µF<sub>q</sub> caramic) be connected from pln 8 to pin 5. Total lead length between both ends of the capacitor and the isolator pins should not exceed 20mm. Failure to provide the bypass they impair the switching properties (Figure 5).

#### NOTES:

- 1. The LPLM propagation delay is measured from the 3,75 mA point on the trailing edge of the input pulse to the 1.5V point on the trailingledge of the output pulse.
- 2. The 1pHL propagation delay is measured from the 3.75 mA point on the leading edge of the input pulse to the 1.5V point on the leading edge of the output pulse.
- 3. Each channel.
- Measured bal ween pins 1, 2, 3, and 4 shorted together, and pins 5, 6, 7, and 8 shorted together.
- 5. Common mode transient immunity in Logic High level is the maximum toletable (positive) dVCM/dt on the leading edge of the common mode pulse, VCM, to assure that the output will remain in a Logic High state (i.e., Vo>2.0V). Common mode transfant immunity in Logic Low level is the maximum tolerable (negative) dV<sub>CM</sub>/d1 on the trailing adge of the common mode pulse signal, VCM, to assure that the output will remain in a Logic Low state (i.e., Vo<0.8V).
- 6. DC Current Transfer Ratio is defined as the ratio of the output collector current to the forward bias input currant times 100%.
- 7. At 10mA VF decreases with increasing temperatura et the rata of 1.9mV/°C.
- 8. Measured between pins 1 and 2 shorted together, and pins 3 and 4 shorted together.



NOTE: Dashed characteristics indicate pulsed oparation.





Figure 2. Optocoupler Transfer Characteristics.



¥ - INPUT DIODE FORWARD CURRENT - MA




Figura 3. Input Output Characteristics.




Figure 4. Input Dioda Forward Characteristic





Figure 5. Recommended Printed Circuit Board Layout.






Figure 7. Propagation Delay, toppg and toppy vs. Parise Input Current, I py.




Figure 8. Response Delay Between TTL Getes.





Figure 9. Test Circuit for Translent Immunity and Typical Waveforms.




# LOW INPUT CURRENT. HIGH GAIN **OPTOCOUPLERS**

6N138 6N139







#### **Features**

- HIGH CURRENT TRANSFER RATIO 800% TYPICAL
- LOW INPUT CURRENT REQUIREMENT 0.5mA
  TTL COMPATIBLE OUTPUT 0.1V Vol
  3000 Vdc WITHSTAND TEST VOLTAGE
- HIGH COMMON MODE REJECTION 500V/µs
- PERFORMANCE GUARANTEED OVER TEMPERATURE 0°C to 70°C
- BASE ACCESS ALLOWS GAIN BANDWIDTH ADJUSTMENT
- HIGH OUTPUT CURRENT 60mA
- DC TO 1M bit/s OPERATION
- RECOGNIZED UNDER THE COMPONENT PROGRAM OF UNDERWRITERS LABORATORIES, INC. (FILE NO. E55361)

#### Description

These high gain series couplers use a Light Emitting Diode and an integrated high gain photon detector to provide 3000V do electrical insulation, 500V/µs common mode transient immunity and extremely high current transfer ratio between input and output. Separate pins for the photodlode and output stage result in TTL compatible saturation voltages and high speed operation. Where desired the VCC and Vo terminals may be tied together to achieve conventional photodarlington operation. A base access terminal allows a gain bandwidth adjustment to be made,

The 6N139 is suitable for use In CMOS, LTTL or other low power applications. A 400% minimum current transfer ratio is guaranteed over a 0-70°C operating range for only 0.5 mA of LED current.

The 6N138 is suitable for use malnly in TTL applications. Current Transfer Ratio is 300% minimum over 0-70°C for an LED current of 1.6mA [1 TTL unit load (U,L.)]. A 300% minimum CTR enables operation with 1 U.L. in, 1 U.L. out with a 2.2 k $\Omega$  pull-up resistor.

'JEDEC Registered Date.

#### **Applications**

- Ground Isolete Most Logic Families TTL/TTL, CMQS/ TTL, CMOS/CMOS, LTTL/TTL, CMOS/LTTL
- Low Input Current Line Receiver Long Line or Partylina
- EIA RS-232C Line Receiver
- Telephone Ring Detector
- 117 V ac Line Voltage Status Indicator Low Input Power
- Low Power Systems Ground Isolation

## Absolute Maximum Ratings\*

Storage Temperature
Operating Temperature 0°C to +70°C
Lead Solder Temperature
(1.6mm below seating plane)
Average Input Current — 1 p
Peak Input Current — IF
(50% duty cycle, 1 ms pulse width)
Peak Transient Input Current — I F 1.0A
( $\leq 1\mu$ s pulse width, 300 pps)
Reverse Input Voltage — VR
Input Power Dissipation
Output Current - Io (Pin 6) 60mA [3]
Emitter-Base Reverse Voltage (Pin 5-7)0.5V
Supply and Output Voltage — V <sub>CC</sub> (Pln 8-5), V <sub>O</sub> (Pin 6-5)
6N138—0,5 to 7V
6N139—0,5 to 18V
Output Power Dissipation

See notes, following page,

#### **Electrical Specifications**

### OVER RECOMMENDED TEMPERATURE (TA = 0°C to 70°C), UNLESS OTHERWISE SPECIFIED

Parameter	Sym,	Onvice	Min.	Typ.**	Max.	Units	Test Conditions	Fig.	Note
Current Transfer Ratio	CTR'	6N139 '	400 500	860		%	Ip = 0.5mA, V <sub>O</sub> = 0.4V, V <sub>CC</sub> = 4.5V Ip = 1.6mA, V <sub>O</sub> = 0.4V, V <sub>CC</sub> = 4.5V	3	5,6
		6N138	300	600		%	IF = 1.6mA, VO = 0.4V, VCC = 4.5V		
Logic Low Output Voltage	VOL	6N139		0.1 0.1 0.2 · .	0.4 0.4 0.4	v	IF = 1.6mA, IO = 6.4 mA, VCC = 4.5V IF = 5mA, IO = 15mA, VCC = 4.5V IF = 12mA, IO = 24nIA, VCC = 4.5V	1,2	6
	]	6N138		0:1	0.4	V	IF = 1.6mA, IQ = 4.8mA, VCC = 4.5V		
Logic High	lon'	6N139		0.05	100	μΑ	(F = 0mA, VO = VCC = 18V		
Output Current	1.0H	6N138		0.1	250	μΑ	IF = 0mA, VO = VCC = 7V		6
Logic Low Supply Current	ICCL			0.2		mA.	Ip = 1.6mA, VO = Open, VCC = 5V		6
Logic High Supply Current	Іссн			10		nA	Ip = 0mA, Vo = Open, V <sub>CC</sub> = 5V		£
Input Forward Voltage	Ve*			1.4	1.7	ν'	Ip = 1.6mA, TA = 25°C	4	
Input Reverse Breakdown Voltage	BVR.		5		٧		lg = 10μA, T <sub>A</sub> =25°C		1
Temperature Coefficient of Forward Voltage	AVF ATA			1.8		mV/°C	₹F = 1.6mA		
Input Capacitance	CIN			60	.,	pF	f=1MHz, Vp=0		
Input - Gutput Insulation Leakage Current	11-0.				1.0	μΑ	45% Relative Humidity, T <sub>A</sub> = 25°C t = 5 s, V <sub>3~O</sub> = 3000Vdc		7
Resistance (Input-Quipot)	R <sub>1-0</sub>			1017		Ω	V <sub>I-O</sub> = 500 Vdc		7
Capacitance (Input-Output)	CI-0			0,6		рF	f = 1 MHz		7

 $<sup>^{\</sup>circ}$  'All typicals at T<sub>A</sub> = 25°C and V<sub>CC</sub> = 5V, unless otherwise noted.

#### **Switching Specifications**

AT TA= 25°C

Parameter	Şym,	Device	Min.	Тур.	Max.	Units	Test Conditions	Fig.	Note
Propagation Delay Time To Logic Low at Output	TPHL*	6N139		5 0.2	ris in the state of the state o	i <sub>F</sub> = 0.5mA, R <sub>L</sub> = 4.7kΩ i <sub>F</sub> = 12mA, R <sub>L</sub> = 270Ω	9	6,8	
		6N138		1	10	125	Ip = 1.6mA, RL = 2.2kΩ	1	
Propagation Delay Time	tptH*	6N139		5 1	60 7	iş.	is Ic = 0.5mA, R <sub>L</sub> = 4.7kΩ Ic = 12mA, R <sub>L</sub> = 270Ω	9	6,8
To Logic High at Output		6N138	38 4 35 µ	112	i <sub>F</sub> = 1.6mA, R <sub>L</sub> = 2.2kΩ				
Common Mode Transient Immunity at Logic High Level Output	СМН			500		V/μs	(F = 0mA, R <sub>L</sub> = 2.2kΩ, R <sub>CC</sub> = 0 V <sub>cm</sub> l = 10V <sub>p-p</sub>	10	9,10
Common Mode Transient Immunity at Logic Low Level Output	СМГ			500		Vlμs	(g = 1.6mA, R <sub>L</sub> = 2.2kΩ, R <sub>CC</sub> = 0 (V <sub>cm</sub> ) = 10V <sub>p-p</sub>	10	9,10

#### NOTES:

- 1. Oerate linearly above 50°C free-air temperature at a rate of 0.4 mA/°C.
- Derate linearly above 50°C free-air temperature at a rate of 0.7 mW/°C.
- 3. Oerate linearly above 25°C free-eir temperature at a rate of 0.7 mA/°C.
- 4. Derate linearly above 25°C free-air temperature at a rate of 2.0mW/°C.
- 5. DC CURRENT TRANSFER RATIO is defined as the ratio of output collector current, IO, to the forward LEO input current, IF, times 100%.
- 6. Pin 7 Open
- 7. Oevice considered a two-terminal device: Pins 1, 2, 3, and 4 shorted together and Pins 5, 6, 7, and 8 shorted together.
- 8. Use of a rasistor between pin 5 and 7 will decrease gain and delay time. See Application Note 951-1 for more datalls.
- Common mode transient immunity in Logic High level is the maximum tolerable (positive) dV<sub>cm</sub>/dt on the leading edge of the common mode
  pulse, V<sub>cm</sub>, to assure that the output will remain in a Logic High state (i.e., V<sub>Q</sub> > 2.0V). Common mode transient immunity in Logic Low level
  is the maximum tolerable (negative) dV<sub>cm</sub>/dt on the trailing edge of the common mode pulse signal, V<sub>cm</sub>, to assure that the output will remain
  in a Logic Low state (i.e., V<sub>Q</sub> < 0.8V).</li>
- 10. In applications where dV/dt may exceed 50,000V/µs (such as static discharge) a series rasistor, R<sub>CC</sub>, should be included to protect the detector IC from destructively high surge currents. The recommended value is  $\frac{1V}{0.15 \text{ Ig (mA)}} \text{ k}\Omega.$





Figure 7, 6N139 DC Transfer Characteristics.



IF - FORWARD CURRENT - mA
Figure 3. Current Transfer Retio vs. Forward Current.

1.0




Figure 5. 6N139 Output Current vs. Input Diode Forward Current,




Figure 2. 6N138 DC Transfer Characteristics.




Figure 4. input Dinde Forward Current vs. Forward Voitege.




Figure 6. 6N138 Output Current vs. Input Diode Forward Current,




Figure 7. Propagation Delay vs. Temperature.




Figure 8, Non Saturated Rise and Fall Times vs. Load Resistance.




Figure 9. Switching Test Circuit.\*




Figure 10. Test Circuit for Translent Immunity and Typical Waveforms.

\*JEDEC Registered Data.


"See Note 10




# DUAL LOW INPUT CURRENT, HIGH GAIN OPTOCOUPLERS

HCPL-2730 HCPL-2731

TECHNICAL DATA MARCH 1980





#### **Features**

- HIGH CURRENT TRANSFER RATIO 1000% TYPICAL
- LOW INPUT CURRENT REQUIREMENT 0.5 mA
- LOW OUTPUT SATURATION VOLTAGE 1.0V TYPICAL
- . HIGH DENSITY PACKAGING
- . 3000 Vdc WITHSTANO TEST VOLTAGE
- PERFORMANCE GUARANTEEO OVER 0°C TO 70°C TEMPERATURE RANGE
- HIGH COMMON MODE REJECTION
- . OATA RATES UP TO 200K BIT/s
- HIGH FANOUT
- RECOGNIZEO UNOER THE COMPONENT PROGRAM OF UNOERWRITERS LABORATORIES, INC. (FILE NO. E55361).

#### **Applications**

- Olgifal Logic Ground Isolation
- Telephone Ring Detector
- EIA RS-232C Line Receiver
- Low Input Current Line Receiver Long Line or Partyline
- Microprocessor Bus isolation
- Current Loop Receiver
- Polarity Sensing
- · Level Shifting
- Line Voltage Status Indicator Low Input Power Olesipation

#### Description

The HCPL-2730/31 dual channel couplers contain a separated pair of GaAsP light amilting diodes optically coupled to a pair of Integrated high gain photon detectors. They provide extremely high current transfer ratio, 3000V do electrical insulation and excellent input-output common mode transfert immunity. A separate pin for the photodiodes and first gain stages (Vcc) permits lower output saturation voltage and higher speed operation than possible with conventional photodarlington type isolators. The separate Vcc pin can be strobed low as an output disable. In addition Vcc may be as low as 1,6V without adversely attecting the parametric performance.

Guaranteed operation at low input currents and the high currant transfer ratio (CTR) reduce the magnitude and effects of CTR degradation.

The outstanding high temperature performance of this split Darlington type output amplitier results from the inclusion of an integrated emiller-base bypass resistor which shunts photodiode and first stage leakage currents to ground.

The HCPL-2731 has a 400% minimum CTR at an input current of only 0.5 mA making it ideal for use in low input current applications such as MOS, CMOS and low powar logic interfacing or RS232C data transmission systems. In addition, the high CTR and high output current capability make this device extremely useful in applications where a high fanout is required. Compatibility with high voltage CMOS logic systems is guaranteed by the 18V V<sub>CC</sub> and V<sub>O</sub> specifications and by testing output high leakage (I<sub>OH</sub>) at 18V.

The HCPL-2730 is specified at an input current of 1.6 mA and has a 7V V<sub>CC</sub> and V<sub>O</sub> rating. The 300% minimum CTR allows TTL to TTL Intertacing with an input current of only 1.6 mA.

Important specifications such as CTR, leakage current and output saturation voltage are guaranteed over the 0°C to 70°C temperature ranga to allow trouble-free system operation.

Electrical Specifications
(Over Recommended Temperature T<sub>A</sub> = 0°C to 70°C, Unless Otherwise Specified)

Parameter	Sym,	Device HCPL	Min,	Тур,	Mex.	Units	Test Conditions	Fig.	Note
Corrent Transfer Ratio	CTR	273t	400 °	1000		%	I <sub>F</sub> = 0.5mA, V <sub>O</sub> = 0.4V, V <sub>CC</sub> = 4.5V I <sub>F</sub> = 1.6mA <sub>c</sub> /V <sub>O</sub> = 0.4V, V <sub>CC</sub> = 4.6V	2	6,7
		2730	300	1000		%	I <sub>F</sub> = 1.6mA, V <sub>O</sub> = 0.4V, V <sub>CC</sub> = 4.5V	2	
Logic Low		2731		0,1	0.4	V	I <sub>E</sub> = 1.6mÅ, I <sub>O</sub> = 8mA, V <sub>CC</sub> = 4.5V I <sub>E</sub> = 5mA, I <sub>O</sub> = 15mA, V <sub>CC</sub> = 4.5V		6
Output Voltage	VOL	2730		0.2	0.4	v	$t_{\rm F} = 12 \text{mA}$ , $t_{\rm O} = 28 \text{mA}$ , $V_{\rm CC} = 4.5 \text{V}$ $t_{\rm F} = 1.6 \text{mA}$ , $t_{\rm O} = 4.8 \text{mA}$ , $V_{\rm CC} = 4.5 \text{V}$		1
Lagric High		2730		0 005	100	шА	Ip = 0 mA, V <sub>O</sub> = V <sub>OC</sub> = 18V	1	
Output Current	fOH			0.01	250	μA	# <sub>E</sub> = 0 mA, V <sub>G</sub> = V <sub>CC</sub> = 7V	-1	6
Logic Low		2730		1,2	2 DUF	DA.			
Supply Current	fect	2731 2730		0.9		mA	$t_{F1} = t_{F2} = 1.6 \text{mA}$ $V_{CC} = 18V$ $V_{CC} = 7V$		
Logic High		2731		5			t <sub>F1</sub> = t <sub>F2</sub> = 0mA V <sub>CC</sub> = 18V		
Supply Current	<sub>f</sub> ссн	2730		4		nA	V <sub>01</sub> = V <sub>02</sub> = Open V <sub>00</sub> = 7V		
Input Forward Voltage	V <sub>F</sub>	14		1.4	1.7	V	I <sub>F</sub> = 1.8mA, T <sub>A</sub> = 25°C	4	6
Input Reverse Breakdown Voltage	۵۷ <sub>R</sub>		5			ν	i <sub>R</sub> =10 μA, Τ <sub>A</sub> =25°C		
Temperature Coefficiens of Forward Voltage	$\frac{\Delta V_F}{\Delta T_A}$	100		-1.8		mV/°C	l <sub>E</sub> = 1.6mA		q
Input Copacitance	CpN	1000		60		pF	(=1 MHz, V <sub>F</sub> =0		θ
Input-Output Insulation Loakage Current	1,0				1,0	μА	45% Relative Humidity, T <sub>A</sub> = 25°C t = 5s, V <sub>1O</sub> = 3000 Vdc		В
Resistance (Input-Output)	R <sub>I-O</sub>			1012		Ω	V <sub>I-0</sub> = 600 ∀dc		8
Capacitance (Input-Output)	C <sup>1-O</sup>			0,6		pF	f = T AtHz		- 8
Input-Input Insulation Leakage Current	ŧ <sub>H</sub>			0.005		μΑ	45% Relative Humidity, t=5s, V <sub>H</sub> = 500Vdc		2
Resistance (Input-Input)	R <sub>I-I</sub>	-		1011		Ω	V <sub>I-I</sub> = 500Vdc		9
Capacitance (Input-Input)	C <sub>1-1</sub>			0.25		ρF	f = 1 MHz		9

<sup>&#</sup>x27;All typiculi et T<sub>A</sub> = 25<sup>®</sup>C

## Switching Specifications at T<sub>A</sub>=25°C


Parameter	Sym.	Devion HCPL-	Min.	Тур.	Ман	Units	Test Conditions	Fig.	Note
Propagation Delay Time		2731		25	100	Jus .	1 <sub>p</sub> = 0.5mA, R <sub>L</sub> = 4.7kΩ		
To Logic Low at Output	ÎPHL	2730/1		5 0.5	20 2	ш	$t_{\rm F} = 1.6 \text{mA}, R_{\rm L} = 2.2 \text{k}\Omega$ $t_{\rm F} = 12 \text{mA}, R_{\rm L} = 270 \Omega$	Ð	
Propagation Detay Time		2731		20	60	μs	$I_F \approx 0.5 \text{mA}, R_L = 4.7 \text{k}\Omega$	<u> </u>	
To Legic High at Output	tPt.in	2730/1		10	35 10		$T_{\rm F} = 1.6 \text{mA}, R_{\rm L} = 2.2 \text{k}\Omega$ $T_{\rm F} = 12 \text{mA}, R_{\rm L} = 270 \Omega$	Э	
Common Modo Transient Immunity at Logic High Level Output	CIVIH			500		V/s	$I_F = 0 \text{mA}, R_L = 2.2 \text{k}\Omega$ $\left[V_{CM}\right] = 10 V_{D-D}$	10	10,11
Common Mode Transient Immunity et Logic Low Level Output	CW			-960		V/µs	$I_{p} = 1.6mA, R_{L} = 2.2k\Omega$ $ V_{CM}  = t0V_{p-p}$	10	10,11

- NOTES: (, Denite linearly above 50°C Insersit temperature of a raite of 0.5mA/°C. Dentile linearly above 50°C free-air temperature at a rate of 0.9mW/°C.
  - Denete linearly above 35° C free air temperature at a rate of 0.6mA/° C.
  - 4. Pin 5 should be the most negative voltage at the detector tide.
  - 5. Darete linearly above 35°C free-air temperature at a rate of 1.7mW/°C, Output power is collector output power plur supply power.
  - 6. Each channel.
  - 7. CURRENT TRANSFER RATIO is defined or the retio of output collector current, Io, to the forward LED input current, Ip, times 100%.
  - 8. Device considered a swo-terminal device: Pins 1, 2, 3, and 4 shorted together and Pine 5, 6, 7, and 8 shorted together.
  - 9. Measured between plan 1 and 2 shorted together, and plan 3 and 4 shorted together.
- to. Common mode transfert Immunity in Login High level is the mediatum rolerable (positive) dV<sub>CM</sub>/dI on the leading edge of the common mode pulse  $V_{CM_0}$  to sesure that the output will remain in Logic High state (i.e.,  $V_O > 2.0 V$ ). Common mode transient immunity in Logic Low levol is the meximum tolerable (negative) dVoM, dI on the trailing edge of the common mode pulse signal, VCM, to essure that the output will remain in a Login Low state line., Vo < 0.8V),
- 11. In opplications where dV/dt may exceed 50,000 V/µs fauch as a static discharge) a serior rotator, R<sub>CC</sub>, should be included to protect the detentor IC from destructively high surge currents. The recommended velue II Age = tV kΩ,

## Absolute Maximum Ratings

Storage Temperature55°C to +125°C
Operating Temperature40°C to +85°C
Lead Solder Temperature 260° C for 10 sec
(1.6mm below seating plane)
Average input Current IF
(each channel)
Peak Input Current — IF
(each channel) 40 mA
(50% duty cycle, 1 ms pulse width)
Reverse Input Voltage - VR
(each channel)5V

Input Power Dissipation (each channel)	35 mW <sup>[2]</sup>
Output Current — to	(41)
(each channel)	60 mA [3]
Supply and Output Voltage — V <sub>CC</sub> (Pin 8-5 7,6-5) <sup>14</sup>	5), V <sub>O</sub> (Pin
HCPL-2730	-0.5 to 7V
HCPL-2731	0.5 to 18V
Output Power Dissipation	151
(each channel) 1	00 mW [5]



| 1 | 1 | 200 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 10






Figure 1. DC Transfer Characteristics.

Figure 2. Current Trensfer Ratio vs. Forward Current.

Figure 3. Output Current ve. Input Diode Forward Current.








Figure 5. Supply Current Per Channel vs. Input Dioda Forwerd Current.




Figure 6. Propagation Delay To Logic Low vs. Pulse Period.




Figure 7. Propagation Delay vs. Temperature.





Figure 8. Propagetion Delay vs. Input Olode Forward Current.







Figure 9. Switching Test Circuit.







Figure 10. Test Circuit for Transient Immunity and Typical Waveforms.



# LOW INPUT CURRENT, HIGH GAIN OPTOCOUPLER

4N45 4N46

TECHNICAL DATA MARCH 1980



#### **Features**

- HIGH CURRENT TRANSFER RATIO —
   1000% TYPICAL
- LOW INPUT CURRENT REQUIREMENT 0.5 mA
- 3000 Vdc WITHSTAND TEST VOLTAGE
- PERFORMANCE GUARANTEEO OVER 0°C TO 70°C TEMPERATURE RANGE
- RECOGNIZED UNDER THE COMPONENT PROGRAM OF UNDERWRITERS LABORATORIES INC. (FILE NO. E55361)
- INTERNAL BASE-EMITTER RESISTOR MINIMIZES OUTPUT LEAKAGE
- GAIN-BANDWIDTH AGJUSTMENT PIN
- HIGH COMMON MODE REJECTION

#### Description

The 4N45/46 optocouplers contain a GaAsP light emitting diode optically coupled to a high gain photodetector IC.


The excellent performance over temperature results from the inclusion of an integrated emitter-base bypess resistor which shunts photodiode end tirst stage teakage currents to ground. External access to the second stage base provides better noise rejection than a conventional photodarlington detector. An external resistor or cepacitor at the base can be added to make a gain-bandwidth or input current threshold adjustment. The base leed can also be used for feedback.

The high current transfer ratto at very low input currents permits circuit designs in which adequate margin cen be ellowed for the effects of CTR degradation over time.

The 4N46 has a 350% minimum CTR at an input current of only 0.5mA making it ideal for use in low input current applications such as MOS, CMOS and low power logic interfacing. Compatibility with high voltage CMOS logic systems is assured by the 20V minimum breakdown voltage of the output transistor and by the guerenteed meximum output leakage (IOH) at 18V.

The 4N45 has a 250% minimum CTR at 1.0mA input current and a 7V minimum breakdown voltage reting.

'JEOEC Registered Data.



#### **Applications**

- Telephone Ring Detector
- Digital Logic Ground isolation
- Low Input Current Line Receiver
- Line Voltage Stalus Indicator Low Input Power Dtssipation
- Logic lo Reed Retay Interface
- Level Shifting
- Interface Belween Logic Families

#### Absolute Maximum Ratings\*

, 105014 CO MAXIII MATTI MATTI MATTI
Storage Tempereture55° C to +125° C
Operating Temperature40°C to +70°C
Leed Solder Temperature 260° C tor 10 s.
(1.6mm below seating plane)
Average Input Current IF
Peak Input Current — IF 40 mA
(50% duty cycle, 1ms pulse width)
Peak Transient Input Current — IF
(≤1 µs pulse width, 300pps)
Reverse Input Voltage — VR
Input Power Dissipation
Output Current — I <sub>O</sub> (Pin 5) 60 mA <sup>[3]</sup>
Emitter-Base Reverse Voltage (Pins 4-6) 0.5V
Output Voltage — Vo (Ptn 5-4)
4N450.5 to 7V
4N460.5 to 20V
Output Power Dissipetion 100mW[4]

See notes, following page

## **Electrical Specifications**

OVER RECOMMENDED TEMPERATURE (TA = 0°C TO 70°C), UNLESS OTHERWISE SPECIFIED

Paremeter	Sým.	Device	Min	Тур.**	Max.	Units	Test Conditions	Fig.	Note
Current Transfer Ratio	CTR*	4N46	350 500 200	1500 1500 600		%	IF = 0.5mA, VO = 1.0V IF = 1.0mA, VO = 1.0V IF = 10mA, VO = 1.2V	4	5,6
		4N45	250 200	1200 500		%	I <sub>F</sub> = 1.0mA, V <sub>O</sub> = 1.0V I <sub>F</sub> = 10mA, V <sub>O</sub> = 1.2V		看
Logic Low Output Voltage	Val	4N46		.90 .92 .95	1.0 1.0 1.2	٧	IF = 0.5mA, IQL = 1.75mA IF = 1.0mA, IQL = 5.0mA IF = 10mA, IQL = 20mA	2	6
		4N45		.90 .95	1.0	μA	ip = 1.0mA, lot = 2.5mA ip = 10mA, lot = 20mA		
Logic High Output	'он'	4146		.001	180	μА	IF = 0mA, VO = 18V		6
Current	HO	4N45		.001	250	μА	1 <sub>F</sub> = 0mA, V <sub>O</sub> = 5V		
Input Forward Voltage	V <sub>F</sub> *			1.4	1,7	V.	IF = 1.0mA, TA = 25°C	1	
Temperature Coelficient of Forward Voltage	ΔVF.			-1:8		mV/°C	fg = 1,0mA		. 8.
Input Reverse Breakdown Voltage	BV8*		5		1	V	I <sub>R</sub> = 10µA, Т <sub>А</sub> = 25°C		
Input Capacitance	c <sub>IN</sub>			60		pF	f = 1MHz, V <sub>E</sub> = 0		
Input-Output Insulation Leakage Current	11-0*			***	1.0	μĀ	45% Relative Humidity, TA=25°C t = 5 s, V <sub>I-O</sub> = 3000VDC		7
Resistance (Input-Output)	RI-O			1012		Ω.	V <sub>I-O</sub> = 500VDC		7
Capacitance (Input-Output)	€(-O			0.6		pF.	f = fMHz		7

## **Switching Specifications**

AT TA = 25°C

Paramater	Symbol	Min.	Тур.**	Max.	Units	Test Conditions	Fig.	Note
Propagation Dalay Time To Logic Low at Output	±PH↓		80	*	h2	1F = 1.0mA, RL = 10k52	8	6,8
	tpHL*		5	50	μs	Ip = 10mA, Pt = 22011	Ĭ	
Propagation Dalay Time To Logic High at Output	tpLH		1500		μs	Ig = 1,0mA, R <sub>L</sub> = 10kΩ	8	6,8
	tPLH*		150	500	,µ5	Ip = 10mA, RL = 2200	7	
Common Mode Transient Immunity at Logic High Level Output	CMH		500		V/μs	I <sub>S</sub> = 0mA, R <sub>L</sub> = 10kΩ  V <sub>cm</sub>   = 10V <sub>p-p</sub>	9	9
Common Mode Transient Immunity at Logic Low Level Output	CML		-500		V/µs	is = 1.0mA, R <sub>L</sub> = 10kΩ : !V <sub>cm</sub> ! = 10V <sub>p-p</sub>	9	9

<sup>\*</sup>JEDEC Registered Data.

#### NOTES

- 1. Derate [inearly above 50° C free-air temperature et a rete of 0.4mA/° C.
- 2. Derate linearly above 50° C free-air temperature at a rate of 0.7mW/° C.
- 3. Darate linearly above 25"C free-air temperature at a rate of 0.8mA/°C.
- 4. Derate linearly above 25°C free-air temperature at a rate of 1.5mW/°C.
- 5. DC CURRENT TRANSFER RATIO is defined as the ratio of output collector current, IO, to the forward LED input current, IF, times
- 6. Pin & Open.
- 7. Device considered a two-terminal device: Pins 1, 2, 3 shorted together and Pins 4, 5, and 6 shorted together.
- 8. Use of a resistor between pin 4 and 6 will decrease gain and delay time. (See Figures 10 and 12).
- Common mode transient immunity in Logic High level is the maximum tolerable (positive) dV<sub>cm</sub>/dt on the leading adge of the common mode pulse, V<sub>cm</sub>, to assure that the output will remain in a Logic High state (i.e., V<sub>C</sub> > 2.5V). Common mode transient immunity in Logic Low level is the maximum tolerable (negative) dV<sub>cm</sub>/dt on the treiling edge of the common mode pulse signal, V<sub>cm</sub>, to assure that the output will remain in a Logic Low state (i.e., V<sub>C</sub> < 2.5V).</li>

<sup>\*\*</sup>All typicals at Ta = 25°C, unless otherwise noted.






Figure 9. Test Circuit for Transient Immunity and Typical Waveforms.




Current Trensfer Retio




RX - EXTERNAL RESISTOR - kg Figure 12. Effect of R x On Propagation Dolay

4N48


## **Applications**







NOTE: AN INTEGRATOR MAY 55 REQUIRED AT THE OUTPUT TO ELIMINATE DIALING PULSES AND LINE TRANSIENTS.

#### Telephone Ring Detector





CMOS interface



#### CHARACTERISTICS

 $R_{\rm IN}$  = 30M  $\Omega_{\rm c}$  ,  $R_{\rm OUT}$  = 56  $\Omega_{\rm c}$  VINIMAX5 = VCCq = 1V, LINEAR(TY BETTER THAN 6%

#### **PERMANDO NDIZAD**

R1 - NOT CRITICAL (<< VIN MAX | = (-VDC1) - VEE) hEE D1 R2 - NOT CRITICAL (OMIT IF 0.2 TO 0.3V OFFSET IS TOLERABLE!


Van DAAXJ \* Var

1 mA

VIN MAX3 R<sub>5</sub> > 2.5 mA

NOTE: ADJUST A3 SO VOUT - VIN AT VIN - VIN MAXJ


Analog Signal Isolation




# AC/DC TO LOGIC INTERFACE OPTOCOUPLER

HCPL-3700

TECHNICAL DATA MARCH 1980





#### Features


- AC OR OC INPUT
- PROGRAMMABLE SENSE VOLTAGE
- HYSTERESIS
- LOGIC COMPATIBLE OUTPUT
- SMALL SIZE: STANDARD 8 PIN DIP
- THRESHOLDS GUARANTEED OVER TEMPERATURE
- THRESHOLDS INCEPENCENT OF LEO OEGRACATION
- 3000V WITHSTAND TEST VOLTAGE
- RECOGNIZED UNDER THE COMPONENT PROGRAM OF UNDERWRITERS LABORATORIES, INC. (FILE NO. E55361)

#### Description

The HCPL-3700 is a vollage/current threshold detection optocoupler. This optocoupler uses an internal Light Emitting Diode (LED), a threshold sensing input buffer IC, and a high gain photon datector to provide an optocoupler which permits adjustable external threshold levels. The input buffer circuit has a nominal turn on threshold of 2.5 mA ( $1_{TH+}$ ) and 3.8 volts ( $1_{TH+}$ ). The addition of one or more external attenuation resistors permits the use of this device over a wide range of input voltages and currents. Threshold sensing prior to the LED and detector elements minimizes effects of different optical gain and LED variations over operating life (CTR degradation). Hysteresis is also provided in the buffer for extra noise immunity and switching stability.

#### **Applications**

- LiMIT SWITCH SENSING
- LOW VOLTAGE OETECTOR
- 5V—240V AC/OC VOLTAGE SENSING
- RELAY CONTACT MONITOR
- RELAY COIL VOLTAGE MONITOR
- CURRENT SENSING
- MICROPROCESSOR INTERFACING



The buffer circuit is designed with internal clamping diodes to protect the circuitry and LED from a wide range of over-voltage and over-current transients while the diode bridge enables easy use with ac voltage input.

The high gain output stage features an open collector output providing both TTL compatible saturation voltages and CMOS compatible breakdown voltages.

The HCPL-3700, by combining several unique functions in a single package, provides the user with an ideal component for industrial control computer input boards and other applications where a predetermined input threshold optocoupler level is dasirable.

# Absolute Maximum Ratings (No derating required up to 70°C)

	Parameter	Symbol	Min	. Max.	Units	Note
Storage Te	mperature	Ts	-55	125	°C	
Operating `	Temperature	TA	-25	. 85	°C	
Lead Soldering	Temperature			260	°C	1
Cycle	Time			10	sec	-
lance.	Average			50		2
Current	Surge	1 <sub>1N</sub>	}	140	mA	2,3
	Transient			500		
Input Volta	ige (Pins 2-3)	VIN	-0.5		٧	
Input Powe	er Dissipation	PIN		230	mW	4
Total Pack	age Power Dissipation	Р		305	mŴ	5
Output Pov	wer Dissipation	Po		210	mW	6
Output Current	Average	ło		30	mA	7
Supply Vol	tage (Pins 8-5)	Vcc	-0.5	20	٧	
Output Vol	tage (Pins 6-5)	Vo	-0.5	20	V	

# Recommended Operating Conditions

Parameter	Symbol	Min.	Max.	Units	Note
Supply Voltage	Vcc	4.5	18	٧	
Operating Temperature	TA	0	70	°C	
Operating Frequency	f	0	4	KHz	8

# Switching Characteristics at $T_A = 25^{\circ}C$ , $V_{CC} = 6.0V$

Parameter	Symbol	Min.	Typ,9	Max.	Units	Conditions	Fig.	Note
Propagation Delay Time to Logic Low Output Level	1PHL		4.0	15	μs	$R_L = 4.7 \text{ k}\Omega$ , $C_L = 30 \text{ pF}$	6,10	10
Propagation Delay Time to Logic High Output Level	tPLH		10.0	40	μS	$R_L = 4.7 \text{ k}\Omega, C_L = 30 \text{ pF}$		11
Common Mode Transient Immunity at Logic Low Output Level	CML		800		V/μs	$I_{IN} = 3.11 \text{ mA, } R_L = 4.7 \text{ k}\Omega$ $V_{O, max} = 0.8 \text{V, } V_{OML} = 140 \text{V}$	8,11	12,13
Common Mode Transient Immunity at Logic High Output Level	СМн		4000		V/μs	$l_{IN} = 0$ mA, $H_L = 4.7$ k $\Omega$ Vo min. = 2.0V, $V_{CMH} = 1400$ V		
Output Rise Time (10-90%)	tr		20		μS	R <sub>L</sub> = 4.7 kΩ, C <sub>L</sub> = 30 pF	7.10	
Output Fali Time (90-10%)	le .		0.3		μS	R <sub>L</sub> = 4.7 kΩ, C <sub>L</sub> = 30 pF	7,10	

#### **Electrical Characteristics**

Over Recommended Temperature (0° C ≤ TA ≤ 70° C) Unless Otherwise Specified

Para	meter	Symbol	Min.	Typ.9	Max.	Units	Canditions	Fig.	Note
Input Threshold Current		ITH+	1.96	2.5	3.11	mA	V <sub>IN</sub> =V <sub>TH+</sub> ; V <sub>CC</sub> = 4.5V; V <sub>O</sub> = 0.4V; I <sub>O</sub> ≥ 4.2 mA		
Input Inresnoid C	urrent	Ітн-	1.00	1,3	1.62	mA	$V_{3N} = V_{TH-}$ ; $V_{CC} = 4.5V$ ; $V_{O} = 2.4V$ ; $I_{OH} \le 100 \mu A$		
CC (Pins 2, 3)		Vтң∗	3.35	3.8	4.05	v	V <sub>IN</sub> = V <sub>2</sub> — V <sub>3</sub> ; Pins 1 & 4 Open V <sub>CC</sub> = 4.5V; V <sub>O</sub> = 0.4V; i <sub>O</sub> ≥ 4.2 mA	1. 100	14
		V <sub>TH</sub> -	2.01	2.6	2,86	v 3	$V_{IN} = V_2 - V_3$ ; Pins 1 & 4 Open $V_{CC} = 4.5V$ ; $V_0 = 2.4V$ ; $t_0 \le 100 \mu A$	2,3	
Input Threshold Voltage	AC	V <sub>TH+</sub>	4.23	6.0	5.50	Ý	$V_{IN} =  V_1 - V_4  \text{ Pins 2 & 3 Open}$ $V_{CC} = 4.5V; V_0 = 0.4V;$ $I_0 \ge 4.2 \text{ mA}$		-44
	(Pins 1, 4)	V <sub>TH</sub> -	2.87	3.8	4.24	٧	$V_{IN} =  V_1 - V_4 $ Pins 2 & 3 Open $V_{CC} = 4.5V$ ; $V_{O} = 2.4V$ ; $I_{O} \le 100 \mu A$		14.15
Dinbergia.		Јнуя :		1.2		mA	THYS = ₹TH+ - TH-	2	
Hysteresis		VHYS		1.2		V	V <sub>HYS</sub> = V <sub>TH+</sub> — V <sub>TH</sub> -	4	1. 78
Input Clamp Voltage		V <sub>iHC1</sub>	5.4	6.0	6.6	٧	ViAC1 = V2 V3; V3 = GND; IN = 10 mA; Pin 1 & 4 Connected to Pin 3		
		V <sub>IHG2</sub>	6.1	6.7	7.3	v	V <sub>iHC2</sub> = (V <sub>1</sub> — V <sub>4</sub> );  I <sub>iN</sub>   = 10 mA; Pins 2 & 3 Open	25.11	
mpst Gizinp Tone	ige.	Viнcs		12.0	13.4	V	V <sub>IHC3</sub> = V <sub>2</sub> — V <sub>3</sub> = GND; I <sub>IN</sub> = 15 mA; Pins1 & 4 Open		
		VILC		-0.76		٧	V <sub>1LC</sub> = V <sub>2</sub> V <sub>3</sub> ; V <sub>3</sub> = GND; I <sub>IN</sub> = -10 mA		
Inpul Current		Jin	3,0	3,7	4.4	mA	V <sub>IN</sub> = V <sub>2</sub> V <sub>3</sub> = 5.0V; Pins 1 & 4 Open	5	
Bridge Diode For	ward Voltage	Vb1,2 Vb3,4		0.59			l <sub>IN</sub> = 3 mA (see schematic)		
Logic Low Output	Voltage	Vol		0.1	0,4	V	Vcc = 4.5V; lot = 4.2 mA	;5	14
Logic High Outpu	t Current	Іон			100	μА	VoH = Vcc = 18V	11/11/11	14
Logic Low Supply	Current	locu		1.0	4	mA	V <sub>2</sub> — V <sub>3</sub> = 5.0V; V <sub>O</sub> = Open V <sub>CC</sub> = 5.0V		
Logic High Supply Current		Іссн		2		nΑ	V <sub>CC</sub> = 18V; V <sub>O</sub> = Open	4	14
Input-Output Insulation Leakage Current		li-o			1	βA	Relative Humidity = 45%, Ta = 25°C, V <sub>I-O</sub> = 3000 Vdc; t = 5 sec.		
Input-Output Resistance		Bijo		1012		Ω	V <sub>i-0</sub> = 500 Vdc	-5-	16
Input-Output Cap	acitance	Ci-o		0.6		ρF	f = 1 MHz, V <sub>I+0</sub> = 0 Vdc		
Input Capacitance		Cin		50		ρF	f=1 MHz; V <sub>IN</sub> =0V, Pins 2 & 3, Pins 1 & 4 Open		

#### Notes

- 1. Measured at a point 1.5 mm below easting plane.
- 2. Current Into/out of any single lead.
- Surge Input current duration is 3 ms at 120 Hz pulse repetition rate. Transiert input current duration is 10 µs at 120 Hz pulse repetition rate. Nota that maximum input power, PtN, must be observed.
- Derate finearly above 70°C free-atritemparature at a rate of 4.1 mW/°C.
   Maximum input power dissipation of 230 mW ellows an input iC
   Junction temperature of 125°C at an ambient temperature of T<sub>A</sub> = 70°C
   with a typical thermal resistance from junction to ambient of θ<sub>JA</sub> =
   240°C/W. Expansive P<sub>IN</sub> and T<sub>J</sub> may result in IC chip degradation.
- 5. Detate linearly above 70° C free-all (amparature a) a rate of 5.4 mW/° C.
- Derate linearly above 70°C free-sli temporature at a rate of 3.9 mW/°C.
   Maximum output power dissipation of 210 mW allows an output IC junction temperature of 125°C at an ambient temperature of T<sub>A</sub>=70°C with a typical thermal resistance from junction to ambient of 6<sub>JA<sub>O</sub></sub> = 265°C/W.
- 7. Detaile finearly above 70° C free-air is mporatura at a rate of 0.8 mA/° C.
- 8. Maximum operating frequency is defined when output weveform (Fin 6) obtains only 90% of Voc with  $R_L=4.7~k\Omega$ ,  $C_L=30~pF$  using a 5V square weve input signal.

- 9. All typical values era al TA = 25° C, Vcc = 5.0V unless otherwise stated.
- 10. The IPPL propagation delay is measured from the 2.5V level of the leading edge of a 5.0V (npnt palse (1 µs rise) in the 1.5V level on the leading edge of the output pulse (see Figure 9).
- The tell propagation delay is measured from the 2.5V level of the trailing edge of a 5.0V input pulse (1 µs fall time) to the 1.5V level on the trailing edge of the output pulse (see Figure 9).
- 12. Common mode I rensient Immunity in Logic High level te the meximum tolers ble (poelitive) dVcM/d on the leading edge of the common mode pulse. VcM, to insure that the output will remain in a Logic High state (i.e., Vo ≥ 2.0V). Common mode trensient immunity in Logic Low level is the maximum tolerable (negative) dVcM/d; on the trailing edge of the common mode pulse signet, VcM, to insure that the output will remain the Logic Low state (i.e., Vo < 0.8V). See Figura 10.</p>




Figure 1. Typical input Characteristics, I<sub>IN</sub> vs. V<sub>IN</sub>.




Figure 3. Typical DC Threshold Levels vs. Temperature.

- 13. In applications where dV<sub>OW/d1</sub> may exceed 50,000 V/μs (auch as stalld discharge), a series resistor, Roc, should be included to protect the detector IC from destructively high surge currents. The recommended value for Roc is 240Ω per voll of allowable drop in Voc (between Pin B and Voc) with a minimum value of 240Ω.
- 14. Logic low output level at Pin 6 occurs under the conditions of  $V_{IN} \geq V_{TH^*}$  as well as the range of  $V_{IN} \geq V_{TH^*}$  once  $V_{IN}$  has exceeded  $V_{TH^*}$ . Logic high output level at Pin 8 occurs under the conditions of  $V_{IN} \leq V_{TH^*}$  as well as the range of  $V_{IN} \leq V_{TH^*}$  once  $V_{IN}$  has decreased below  $V_{TH^*}$ .
- 15. AC vollege is Instendeneous vollege.
- Device considered a two terminal device: pins 1, 2, 3, 4 connected together, and Pins 5, 8, 7, 8 connected together.




Figure 2. Typical Transfer Characteristics,




Figure 4, Typical High Level Supply Current, I<sub>CCH</sub> vs. Temperatura,




Figure 5. Typical Input Current, I<sub>IN</sub>, and Low Level Output Voltage, VOL, vs. Tempereture.





Figure 7. Typical Rise, Fall Times vs. Temperature.






Figure 9. Switching Test Circuit.




Figure 6. Typical Propagation Delay vs. Temperature.





Figure 8. Common Mode Transfert Immunity vs. Common Mode Transient Amplitude.



\*\* C<sub>L</sub> IS 30 pF, WHICH INCLUDES PROBE AND STRAY WIRING CAPACITANCE.




Figure 10. Test Circuit for Common Mode Translant Immunity and Typical Waveforms.

#### **Electrical Considerations**

The HCPL-3700 optocoupler has internal temperature compenseted, predictable voltage end current fhreshold points which ellow selection of an external resistor,  $R_x$ , to determine larger external threshold voltage levels. For a desired external threshold voltage,  $V_z$ , a corresponding typical velue of  $R_x$  can be obtained from Figure 11. Specific calculation of  $R_x$  can be obtained from Equation (1) of Figure 12. Specification of both V+ and V- voltage threshold levels simultaneously can be obtained by the use of  $R_x$  and  $R_p$  as shown in Figure 12 and determined by Equations (2) and (3).

 $R_{\rm X}$  can provide over-current translent protection by limiting input current during a trenslent condition. For monitoring contacts of e relay or swifch, the HCPL-3700 in combination with  $R_{\rm X}$  and  $R_{\rm p}$  can be used to allow a specific current to be conducted through the contacts for cleaning purposes (wetting current).

The choice of which input voltage clamp level to choose depends upon the application of this device (see Figure 1). If is recommended that the low clamp condition be used when possible to lower the input power dissipation as well es the LED current, which minimizes LED degredation over time.

In applications where dV<sub>CM/d1</sub> may be extremely large (such as static discharge), e series resistor. R<sub>CC</sub>, should be connected in series with V<sub>CC</sub> and Pin 8 to protect the detector IC from destructively high surge currents. See note 13 for defermination of R<sub>CC</sub>. In addition, it is recommended that a ceramic disc bypass capecitor of 0.01 µf be placed between Pins 8 and 5 to reduce the effect of power supply noise.

For Interfacing AC signals fo TTL systems, output low pass filtering can be performed with a pullup resistor of 1.5 k $\Omega$  and 20  $\mu$ f capacitor. This epplication requires a Schmift trigger gale to avoid stow rise time chaffer problems. For AC input epplications, e filter capacitor can be placed across the DC input terminals for either signal or transient filtering.




Figure 11. Typical External Threshold Characteristic,  $V_{\pm}$  vs.  $R_{X^{*}}$ 




Figura 12, External Threshold Voltaga Level Selection,

Either AC (Pins 1, 4) or DC (Pins 2, 3) Input can be used to determine external threshold levels.

For one specifically selected external threshold voltage level  $V_{\vdash}$  or  $V_{\vdash}$ ,  $R_x$  can be determined without use of  $R_p$  via

$$R_{x} = \frac{V_{*} - V_{TH_{*}}}{\binom{t_{TH_{*}}}{(-)}}$$
(1)

For two specifically selected external threshold voltage levels,  $V_{\uparrow}$  end  $V_{-}$ , the use of  $R_x$  and  $R_p$  will permit this selection via equations (2), (3) provided the following conditions ere mef. If the denominator of equation (2) is positive, then

$$\frac{V_+}{V_-} \ \geq \ \frac{V_{TH+}}{V_{TH-}} \quad \text{end} \quad \frac{V_+ - V_{TH-}}{V_- - V_{TH-}} \ < \ \frac{I_{TH+}}{I_{TH-}}$$

Conversely, if the denominator of equation (2) is negative, then

$$\frac{V_{+}}{V_{-}} \le \frac{V_{TH_{+}}}{V_{TH_{-}}}$$
 and  $\frac{V_{+} - V_{TH_{+}}}{V_{-} - V_{TH_{-}}} > \frac{I_{TH_{+}}}{I_{TH_{-}}}$ 

$$R_{x} = \frac{V_{TH_{+}}(V_{+}) - V_{TH_{+}}(V_{-})}{I_{TH_{+}}(V_{TH_{-}}) - I_{TH_{-}}(V_{TH_{+}})}$$
(2)


$$R_{p} = \frac{V_{TH-}(V_{+}) - V_{TH+}(V_{-})}{I_{TH+}(V_{-} - V_{TH+}) + I_{TH-}(V_{TH+} - V_{+})}$$
(3)



# DUAL CHANNEL HERMETICALLY SEALED OPTOCOUPLER

6N134 6N134 TXV 6N134 TXVB

TECHNICAL DATA MARCH 1980



### Features

- HERMETICALLY SEALED
- HIGH SPEED
- PERFORMANCE GUARANTEEO OVER -55°C TO +125°C AMBIENT TEMPERATURE RANGE
- STANDARD HIGH RELIABILITY SCREENEO PARTS AVAILABLE
- TTL COMPATIBLE INPUT AND OUTPUT
- HIGH COMMON MODE REJECTION
- OUAL-IN-LINE PACKAGE
- 1500 VOC WITHSTANO TEST VOLTAGE
- EIA REGISTRATION
- HIGH RADIATION IMMUNITY


### **Applications**

- Logic Ground Isolation
- Line Receiver
- Computer Peripheral Interface
- Vehicle Command/Control Isolation
- · High Reliability Systems
- System Test Equipment Isolation

### Description

The 6N134 consists of a pair of inverting optically coupled gates, each with a light emitting diode and a unique high gain integrated photon detector in a hermetically seeled ceramic peckage. The output of the detector is an open collector Schottky clamped transistor.

This unique dual coupler design provides maximum DC and AC circuit isolation between each input and output while achieving TTL circuit compatibility. The Isolator operational parameters are guaranteed from -55°C to +125°C, such that a minimum input current of 10 mA in each channel will sink a six gate fanout (10 mA) at the output with 4.5 to 5.5 V V<sub>CC</sub> applied to the detector. This isolation and coupling is achieved with a typical propagation delay of 55 nsec.



# Recommended Operating Conditions

#### TABLE I

	Sym,	Min.	Max.	Units
Input Current, Law Level	1.			
Each Channel	1 <sub>FL</sub>	0	250	μΑ
Input Current, High Level				
Each Channel	A REH	12.5**	20	mA
Supply Voltage	Vcc	4.5	#5.5°	V
Fan Out (TTL Load)				
Each Channel	N		6	
Operating Temperature	TA	-55	125	°C

### Absolute Maximum Ratings\*

(No derating required up to 125°C)

Initial switching threshold is 10mA or loss,

 Storage Temperature
 -65°C to +150°C

 Operating Temperature
 -55°C to +125°C

 Lead Solder Temperatura
 260°C for 10s

 1.6mm below seating plane

### TABLE II

### **Electrical Characteristics**

OVER RECOMMENDED TEMPERATURE (TA = -55°C TO +125°C) UNLESS OTHERWISE NOTED

Parameter	Symbol	Min.	Typ.**	Max.	Units	Test Conditions	Figure	Note
High Level Output Current	loн*		5	250	μА	$V_{CC} = 5.5V$ , $V_{O} = 5.5V$ , $I_{F} = 250\mu A$		7
Low Level Output Voltage	V <sub>OL</sub> *		0.5	0.6	V	V <sub>CC</sub> = 5.5V, I <sub>F</sub> = 10mA I <sub>OL</sub> (Sinking) = 10mA	. 4	1, 9
High Level Supply Current	¹ссн*		18	28	mA	V <sub>CC</sub> = 5.5V, I <sub>F</sub> = 0 (Both Channels)		
Low Level Supply Current	fcct"		26	36	mA	V <sub>CC</sub> = 5.5V, I <sub>F</sub> = 20mA (Both Channels)	1.	
Input Forward Voltage	V <sub>F</sub> *		1.5	1.75	V	I <sub>F</sub> = 20mA, T <sub>A</sub> = 25°C	1	1
Input Reverse Breakdown Voltage	BV <sub>R</sub> *	5			٧	$I_{R} = 10\mu A, T_{A} = 25^{\circ} C$		
Input-Output Insulation Leakage Current	11-0*			1.0	μΑ	V <sub>I-O</sub> = 1500Vdc, Relative Humidity = 45% T <sub>A</sub> = 25°C, t = 5s		2
Propagation Delay Time to High Output Level	tpLH*		65	90	ns	$R_L = 510\Omega$ , $C_L = 15pF$ , $I_F = 13mA$ , $T_A = 25°C$	2,3	5
Propagation Dalay Time to Low Output Level	¹PHL"		55	90	ns	$R_L = 510\Omega$ , $C_L = 15pF$ $I_F = 13mA$ , $T_A = 25°C$	2,3	6

\*\*All typical values are at VCC = 6V, TA = 25°C

### TABLE III

### Typical Characteristics AT TA = 25°C, VCC = 5V

### **FACH CHANNEL**

		,M	_0 0,	YUU - V	, ,	EACH CHAIVIVEL		
Parameter	Symbol	Min,	Тур.	Max.	Units	Test Conditions	Figure	Note
Input Capacitance	CIN		60		ρF	V <sub>F</sub> = 0, f = 1MHz		1
Input Diode Temperature Coefficient	ΔV <sub>F</sub> ΔT <sub>A</sub>		~1.9		mV/°C	i <sub>F</sub> = 20mA		1
Resistance (Input-Output)	R <sub>I=0</sub>		1012		Ω	V <sub>I-O</sub> = 500V		3
Capacitance (Input-Output)	CILO		1.7		pF	f = 1MHz		3
Input-Input Insulation Leakage Current	13-1		0.5		пА	Relative Humidity = 45% V <sub>IH</sub> = 500V, t = 5s		4
Resistance (Input-Input)	RIH		1012	. %	Ω	V <sub>(-)</sub> = 500V		4
Capacitance (Input-Input)	Civi		0.55		pF	f = 1MHz		4
Output Rise-Fall Time (10-90%)	tr. tf		35		ns	$R_L = 510\Omega$ , $C_L = 15pF$ $i_F = 13mA$		
Common Mode Transient Immunity at High Output Level	CMH		100	,	V/μs	V <sub>CM</sub> = 10V (peak), V <sub>O</sub> (min.) = 2V, R <sub>L</sub> = 510Ω, I <sub>F</sub> = 0mA	6	7
Common Mode Translent Immunity at Low Output Level	CM <sub>1</sub>		-400		V/μs	$V_{CM} = 10V \text{ (peak)},$ $V_{O} \text{ (max.)} = 0.8V$ $R_{L} = 510\Omega, I_{F} = 10\text{mA}$	6	B

#### NOTES:

- 1. Each channel,
- Measured between plns 1 through 8 shorted together and plns 9
- through 16 shorted together.

  Measured between plns 1 and 2 or 5 and 6 shorted together, and plns 9 through 16 shorted together.
- Measured between pine 1 and 2 shorted together, and pins 5 and 6 shorted together.
- The Tp\_H propagation delay is measured from the 6.5mA point on the trailing edge of the input pulse to the 1.5V point on the trailing edge of the output pulse.

- The toppt propagation delay is measured from the 6.5mA point on the leading edge of the input pulse to the 1.5V point on the leading edge of the output pulse.
   CM<sub>H</sub> is the max, tolarable common mode transient to essure that the output will remain in a high logic state (i.e., V<sub>O</sub> > 2.0V).
   CM<sub>L</sub> is the max, tolarable common mode transient to essure that the output will remain in a low logic state (i.e., V<sub>O</sub> < 0.8V).</li>
   It is ossential that a bypase capacitor (.0) to 0.1µF, caremic) be connected from pin 10 to pin 15. Total lead length between both ends of the capacitor and the leaders or inscharged above (Fin 7). the capacitor and the isoletor pins should not axceed 20mm (Fig. 7),





Figure 1. Input Diode Forward Characteristic



\* C<sub>4</sub> is approximately 15 pF, which includes probe and stray waring approximate




Figure 2, Test Circuit for toHL and toLH\*




Figure 3. Propagetion Delay, tpHL and tpLH vs. Pulse Input Current, IFH \_\_\_\_




Figure 4. Input Output Cheracteristics




Figure 5. Propagation Delay vs. Temperature




Figure 6. Typical Common Mode Rejection Characteristics/Circuit




Figure 7. Recommended Circuit Board Layout.

# High Reliability Test Program

Hewlett Packard provides standard high reliability test programs, patterned after MIL-M-38510.

- The TXV suffix identifies a part which has been preconditioned and screened per Table IV.
- The TXVB suffix identifies a part which has been preconditioned and screened per Table IV, and comes from a lot which has been subjected to the Group B tests detailed in Table V.

### Part Number System

Commercial Product	With TX Screening	With TX Screening Plus Group B
6N134	6N134 TXV	6N134 TXVB

### TABLE IV TXV Preconditioning and Screening -100%

		MIL-STD-883	The state of the s
Ехап	ination or Test	Methods	Conditions
1,	Pre-Cap Visual Inspection	2010	Condition B
2	Electrical Test: IOH, VOL. ICCH, ICCL, VF, BVR, ILO		Per Table II, TA = 25°C
3,	High Temperature Storage	1008	168 hrs. @ 150°C
4.	Temperature Cycling	1010	-65°C to +160°C
5,	Acceleration	18 2001	5KG, Y <sub>1</sub>
6,	Helium Leak Test	f 014	Test Cond. A
7.	Gross Leak Test	1014	Test Cond, C
8.	Electrical Test: VOI		Per Table II, Tg = 25°C
9,	Burn-In	1015	168 hrs., TA = 125°C,
			Vcc=5,5V, lp=13mA, lo=25mA
10.	Electrical Test: Same as Step 2		
11.	Evaluate Drift		Max, ∆VOI = ±20%
12.	Sample Electrical Test: IOH, VOL, ICCH, ICCL		Per Table II, LTPD = 7, TA = -55°C
13.	Sample Electrical Test: 10H, VOL, ICCH, ICCL		Par Table II, LTPD = 7, TA = +125°C
14.	Sample Electrical Test: tptH, tpHL		Per Table II, TA = 25°C, LTPD = 7
15,	External Visual	2009	

### TABLE V. GROUP B


			MIL-STD-883	
	Examination or Test	Method	Condition	LTPD
-	Subgroup 1	, 1	(a) (a) (b) (c) (c) (c) (c) (c) (c) (c) (c) (c) (c	15
	Physical Dimensions	2016	See Product Outline Drawing	,
	Subgroup 2		· · · · · · · · · · · · · · · · · · ·	20
	Solderabifily	2003	Immersion within 2.5mm of body, 16 rerminations	-
	Subgroup 3	,	335	16
	Temperature Cycling	1010	Test Condition C	
	Thermal Shock	1011	Test Condition A, 5 cycles	
	Harmetic Seal, Fine Leak	1014	Tast Condition A	
	Hermetic Scal, Gross Leak	1014	Test Condition C,	
	End Points: IOH, VOL, ICCH, ICCL, VF, BVR, Ipo Subgroup 4		Per Table II, TA = 25°C	15
	Shock, non-operating	2002	1500 G, t = 0,5 ms, 5 blows in each orientation X1, Y1, Y2	
	Constant Acceleration	2001	5KG, Y <sub>1</sub> *	
	End Points: Same as Subgroup 3			
	Subgroup 5			15
	Terminal Strength, tension	2004	Test Condition A, 4,6N   1 lb.J, 15s	
	Subgroup 6			
	High Temperature Life	1008	TA = 160°C	λ ≈ 7
	End Points: Same as Subgroup 3			
	Subgroup 7			
	Steady State Operating Life	1005	Vcc = 5.5V, IF = 13mA, IO = 25mA, TA = 125°C	\ \ ×7'
	End Paints: Same as Subgroup 3			



# HERMETICALLY SEALED, FOUR CHANNEL, LOW INPUT CURRENT OPTOCOUPLER

6N140 6N140 TXV 6N140 TXVB

TECHNICAL DATA MARCH 1980




### Features

- HERMETICALLY SEALEO
- HIGH DENSITY PACKAGING
- HIGH CURRENT TRANSFER RATIO: 500% TYPICAL
- CTR AND I<sub>DH</sub> GUARANTEEO OVER -55°C
   TO 100°C AMBIENT TEMPERATURE RANGE
- STANDARD HIGH RELIABILITY SCREENED PARTS AVAILABLE
- 1500 Vdc WITHSTAND TEST VOLTAGE
- LOW INPUT CURRENT REQUIREMENT: 0.5 mA
- LOW OUTPUT SATURATION VOLTAGE: 0.1V TYPICAL
- LOW POWER CONSUMPTION
- HIGH RADIATION IMMUNITY

### **Applications**

- Isolated Input Line Receiver
- System Test Equipment Isolation
- Digital Logic Ground Isolation
- Vehicle Command/Control isolation
- EIA RS-232C Line Receiver
- · Microprocessor System Interface
- Current Loop Receiver
- Level Shifting
- Process Control Input/Output Isolation



### Description

The 6N140 contains four GaAsP light emitting diodes, each of which is optically coupled to a corresponding integrated high gain photon detector. A common pln for the photodiodes and first stage of each detector IC (Vcc) permits lower output saturation voltage and higher speed operation than possible with conventional photodarlington type optocouplers. Also, the separate Vcc pln can be strobed low as an output disable or operated with supply voltages as low as 2.0V without adversely affecting the parametric performance.

The outstanding high temperature performance of this split Darlington type output amplifier results from the inclusion of an integrated emitter-base bypass resistor which shunts photodiode and first stage leakage currents to ground.

The high current transfer ratio at vary low input currents permits circuit designs in which adequate margin can be allowed for the effects of CTR degradation over time.

The 6N140 has a 300% minimum CTR at an input current of only 0.5mA making it ideal for use in low input current applications such as MOS, CMOS and low power logic interfacing or RS-232C data transmission systems. Compatibility with high voltage CMOS logic systems is assured by the 18V Vcc and by the guaranteed maximum output leakage (IOH) at 18V.

Important specifications such as CTR, leakage current, supply current and output saturation voltage ara guaranteed over the -55°C to 100°C temperature range to allow trouble free system operation.

### TABLE I

# Recommended Operating Conditions

	Symbol	Min.	Max.	Units
Input Cuirent, Low Level (Each Channel)	(IFE		2	μА
Input Current, High Level (Each Channel)	IFH	0.5	6	mA
Supply Voltage	Vec	2.0	18	V

### TABLE II.

# Electrical Characteristics TA = -55°C to 100°C, Unless Otherwise Specified

Perameter	Symbol	Min.	Тур.	Mex.	Unite	Test Conditions	Fig.	Note
Current Transfer Ratio	CTR'	300 300 200	1000 750 400		% % %	IF=0.5mA, Vo=0.4V, Vcc=4.5V IF=1.6mA, Vo=0.4V, Vcc=4.5V IF=5mA, Vo=0.4V, Vcc=4.5V	3	4,5
Logic Low Output Voltage	Vol		,1 .2	4	V V	IF=.5mA, IoL=1.5mA, Vcc=4.5V IF=5mA, IoL=10mA, Vcc=4.5V	2	4
Logic High Oulput Current	lo <sub>H</sub> *		.005	250	μΑ	F=2ρA   Vo=Vcc=18V		4,6
Logic Low Supply Current	locu*		2	4	mA	F1= F2= F3= F4=1:6mA  VCC=18V		
Logic High Supply Current .	Ісен'		.010	40	μА	F1=1F2= F3= F4=0   VCC=18V		
Input Forward Voltage	V <sub>F</sub> *		1.4	1.7	V	Ir=1.6mA, Ta=25°C	1	4
Input Reverse Breakdown Vollage	BV <sub>R</sub> '	5			٧	In=10µA, Ta=25°C		4 .
Input-Output Insulation Leakage Current	li-0°			1.0	μА	45% Relative Humidily, TA=25°C, I=5s., Vi-p=1500 Vdc		7
Propagation Delay Time	la		25	60	μŝ	Is=0.5mA, AL=4.7kΩ, Vcc=5.0V, Ta=25°C	8	-
To Logic High Al Oulput	Тесн'		10	20	μ8	IF=5mA, RL=6800, VCC=5.0V, TA=25°C	. 8	
Propagation Delay Time	tent,		35	100	μa	Ir=0.5mA, RL=4.7kΩ, Vcc=5.0V, TA=25°C	8	
To Logic Low At Output	IPHE		2	5	μ\$	IF=5mA, RL=680Ω, VGC=5.0V, TA=25°C	8	
Common Mode Transleni Immunity Al Logic High Level Output	СМн	500	1000		V/μs	I=0, RL=1.5k(I  VcM =50Vp-p, VcC=5.0V, TA=25°C	9	10,12
Cemmon Mode Transleni Immunity Al Logic Low Level Output	CML	-500	-1000		V/μs	IF=1.6mA, RL=1.5kΩ IV <sub>CM</sub>  =50V <sub>p=p</sub> , V <sub>CC</sub> =5.0V, T <sub>A</sub> =25°C	9	t1,12

### TABLE III.

# Typical Characteristics TA = 25°C, VCC = 5V Each Channel

Parameter	Symbol	Min,	Тур.	Max.	Units	Test Conditions	Fig.	Note
Resistance (Input-Output)	RI-O		10t2		Ω	Vi-0=500 Vdc, TA=25°C		4.8
Capacitance (Inpul-Output)	Ci-O		1.5		ρF	f=1MHz, T <sub>A</sub> =25° ○		4,8
Input-Input Insulation # Leakaga Current	I <sub>I+I</sub>		0.5	٠	nA	45% Relative Humidity, V <sub>I-I</sub> =500 Vdc, T <sub>A</sub> =25°C, t=5s.		9
Resistance (Input-Input)	Riei		1012		Ω	VI-I=500Vdc, TA=25°C		9
Capacitance (Input-Input)	CI-t		1		pF	f=1MHz, TA=26° C		9
Temperature Coefficieni of Forward Vollage	AVF ATA		-1.6		mV/ °C	lg=1.6mA ≪:		4
Inpul Capacilance	CIN		60		pF	f=1MHz, VF=0, TA=25°C		4

- NOTES. I Pin 10 should be the most negative voltage at the detector aids.

  Keeping Voc as low as possible, but greater than 2.0 volts, will provide
  - lowest total lost over temperature.

    2. Output power in collector output power plus one fourth of total supply
  - power. Detaile #1 1.25 mW/\* C above 50° C.

    3. Detaile is al 0.25 mA/\* C above 80° C.
  - 4. Each channel
  - 5 CURRENT TRANSFER RATIO is defined as the retio of output collector current. Io, to the forward LED input current, is, times 100%.
  - Is=2μA for observe! Under test. For all other channels, Is=10mA.
     Davice considered a two-terminal davice: Plas 1 through 8 are shorted together and pine 9 through 18 are shorted together.
- 8 Messured between each reput pair shorted together and all output gins

Absolute Maximum Ratings\*

Storage Temperature ........... -65°C to +150°C

Operating Temperature .....-55°C to +100°C Lead Solder Temperature ......260°C for 10s.

 Output Current, Io (each channel)
 40 mA

 Output Vollage, Vo (each channel)
 -0.5 to 20 V[1]

 Supply Vollage, Voc
 -0.5 to 20 V[1]


 Output Power Dissipation (each channel)
 50 mW[2]

Reverse Input Voltage, VR (each channel) ...... 5V

Peak Input Current (each channel,

(1.6mm below seating plane)

- Measured between edjacent input peirs shorted together, i.e. between pins 1 end 2 shottes together, etc., 10. CMH lethe maximum toloreble common mode translant to sesure that
- CMH is the maximum tolpieble common mode irrinalent to instruce that the output will remain his high logic state (i.e. Vo > 2,0V).
- CM<sub>L</sub> is the meximum tolerable common model ranslant to sessure that the output will remain in a low logic siste [I.e. V<sub>Q</sub> < 0.8V].</li>
   In applications where dV/dI may exceed 50,000 V/µs rauch as a state
- th applications where dV/dt may exceed 50,000 V<sub>jas</sub> rauch as a state discharge is aerial resistor. RC<sub>0</sub>, should be included to protect the detector rC's from destructively high eurge ourrents. The recommended value is R<sub>00</sub> = 1V<sub>j</sub> K<sub>1</sub>, Q<sub>0</sub> B<sub>1F</sub> (mA)



# High Reliability Test Program

Hewlett Packard provides standard high reliability test programs, patterned after MIL-M-38510 in order to facilitate the use of HP products in military programs.

HP offers two levels of high reliability testing:

- The TXV suffix identifies a part which has been preconditioned and screened per Table IV.
- The TXVB suffix identifies a part which has been preconditioned and screened per Table IV, and comes from a lot which has been subjected to the Group B tests detailed in Table V.

Part Number System

, 10	. 7 (8)7	With TXV
Commercial	With TXV	Screening
Product	Screening	Plus Group B
6N140	6N140 TXV 3/4	6N140 TXV8

TABLE IV TXV Preconditioning and Screening - 100%

int.	Examination or Test	MIL-STD-883	
1000	CXP EXPLISION OF 152	Mathode	Conditions Conditions
1.	Pre-Cap Visual Inspection	OED Procedure	72-4063, 72-4064
2.	High Temperature Storage	1008	72 his, @ 150°C
3.	Temperature Cycling	1010	165°C in +150°C
4:	Acceleration	200 t	5KG, Y1
5.	Helium Leak Test	10t4	Cond. A
8.	Gross Leak Test	1014	Cond. C
7.	Electrical Test CTR, IOH, ICCL	37 64	TA = 25°C, per Table II
11	ICCH, VE, BVR:		(A = 20 C, per lause ii
8.	Burnita	1015	VCC = 18V, IF = 5mA, IO = 10mA
	·	13.5	t = 168 his, @ TA = 100°C
9.	Electrical Test: Same as step 7 and ILO	1 does	TA = 25°C, per Table II
1.0	Eveluate Drift	1 1/2 / A 1/2	Max. ACTR = : 25%@ lp = 1.6mA
11,	Sample Electrical Test: CTA, tou, Icci., Iccu.	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Per Table II, LTPD = 7, TA = -55°C
12.	Sample Electrical Tests CTR, IOH, ICCL, ICCH		Per Table II, LTPD = 7, TA = +100°C
13,	Sample Electrical Test: tpHL, tpLH, CMH, CML		Per Table II, LTPD = 7, TA = 25°C
14.	External Visual	2009	, To Toble 11, 413 0 - 1, 1 A - 24 C

### TABLE V, Group B


Examination or Tast	- 3e	MIL-STD-883		. 320	
CACITIMETERS OF 1824	Method	Condition	1.539	LTPD	,
Subgroup 1				-	
Physical Dimensions	2016	See Product Outline Drawing		15	
Subgroup 2"			alo.	1.	
Solderafülity	2003	Immersion within 2,5mm of body,		20	
Subgroup 3		t6 terminations			
Temperature Cycling	1010	Test Condition C		15	
7 Thermal Shock	1011	Test Condition A, 5 cycles		10	
Hermetic Seal, Fine Leak	1014	Test Condition A			
Hermetic Seal, Gross Leak	1014	Test Condition C			
End Points:					
CTR, IOH, ICCL, ICCH, VF, BVR	3	Per Table II, TA = 25° C	A1980	,	
Subgroup 4	1387		77	The Late	
Shock, non-operating	2002	1500 G += 0 5 5 64		, , , , , , , , , , , , , , , , , , , ,	
	2002	1500 G, t = 0.5 ms, 5 blows in each X <sub>1</sub> , Y <sub>1</sub> , Y <sub>2</sub>	orientation	15	
Constant Acceleration	2001	5KG, Y <sub>5</sub>		1.0	
End Points:		-11-27		13	
Same as Subgroup 3					
Subgroup 5					
Terminal Strength, tension	2004	TOWNS AND A RESIDENCE AND A SECOND SE			
* * * * * * * * * * * * * * * * * * * *	2004	Test Condition A, 4.5N (1 fb.), 15s	i,	15	
Subgroup 6	1 1				
High Temperature Life	1008	T <sub>A</sub> = 150°C, non-operating		λ = t	0
End Points:	12, 1	tila.		(d)	
Same as Subgroup 3				1 100	
Subgroup 7				1	
Steady State Operating Life	1005	V <sub>CC</sub> = 18V, t <sub>F</sub> = 5mA, t <sub>O</sub> = 10mA	, T <sub>A</sub> = 100°C	λ = 10	0
End Paints:	80				
Same as Subgroup 3	149		. 10%		




# DUAL CHANNEL HERMETICALLY SEALED OPTOCOUPLER

4N55 4N55 TXV 4N55 TXVB

TECHNICAL DATA MARCH 1980





### **Features**

- HERMETICALLY SEALED
- . HIGH SPEED: TYPICALLY 400k bit/s
- PERFORMANCE GUARANTEED OVER -55°C
   TO +125°C AMBIENT TEMPERATURE RANGE
- STANDARD HIGH RELIABILITY SCREENED PARTS AVAILABLE
- 2 MHz BANOWIDTH
- OPEN COLLECTOR OUTPUTS
- 18 VDLT V<sub>CC</sub>
- DUAL-IN-LINE PACKAGE
- 1500 Vdc WITHSTAND TEST VOLTAGE
- HIGH RACIATION IMMUNITY

### Description

capacitance.

The 4N55 consists of two completely isolated optocouplers in a hermetically sealed ceramic package. Each described in the sealed ceramic package. Each photon detector providing 1500 Vdc electrical isolation between input and output. Separate connections for the photodiades and output transistor collectors improve the speed up to a hundred times that of a conventional phototransistor optocoupler by reducing the base-collector

### **Applications**

- HIGH RELIABILITY SYSTEMS
- LINE RECEIVERS
- OIGITAL LOGIC GROUND ISOLATION
- ANALOG SIGNAL GROUNO ISOLATION
- SWITCHING POWER SUPPLY FEEOBACK ELEMENT
- VEHICLE COMMAND/CONTRDL
- SYSTEM TEST EQUIPMENT
- LEVEL SHIFTING

The 4N55 is sultable for wide bandwidth analog applications, as well as for interfacing TTL to LSTTL or CMOS. Current Transfer Ratio (CTR) is 9% minimum at le = 16mA over the full military operating temperature range,

designer to interface any TTL family to CMOS. The availability of the base lead allows optimized gain/bandwidth adjustment in analog applications. The shallow depth of the IC photodiode provides better radiation immunity than conventional phototransistor couplers.

# Absolute Maximum Ratings

Storage Temperature65°C to +150°C
Operating Temperature55°C to +125°C
Lead Solder Temperature 260° C for 10 s
(1.6mm below sealing plane)
Average input Current, Is (each channel) 20mA
Peak Input Current, IF (each
channel, ≤ 1ms duration) 40mA
Reverse Input Voltage, Va (each channet)
Input Power Dissipation (each channel) 36mW
Average Output Current, to (each channel) 8mA
Peak Output Current, lo (each channel) 16mA
Supply Vollage, Vcc (each channel) ,0.5V to 20V
Output Voltage, Vo (each channel)0.5V to 20V)

Emitter Base Reverse Vottage, VEBO 3.0V
Base Current, IB (each channel) 5mA
Output Power Dissipation (each channel) 50mW
Derate linearly above 100°C free air
temperature at a rate of 1.4mW/° C.

### TABLE I.

# Recommended Operating Conditions (EACH CHANNEL)

115	Symbol	Min.	Max.	Units
Input Currant, Low Level	IFL	1	250	μA
Supply Voltage	Vcc	2	18	V

### TABLE II.

# Electrical Characteristics TA = -55°C to +125°C, unless otherwise specified

Paramater	Symbol	Min.	Typ.*	Max.	Unīts	Test Conditions	Fig.	Note
Current Transfer Ratio	CTR	9	20 ⊗		%	Is=16mA, Vo=0.4V, Vcc=4.5V	2,3	1,2
Logic High Output Current	Іон		20	100	μÅ	IF=0, IF (other channel)=20mA Vo=Vcc=18V	4	1
Output Leakage Current	IOH:		70	250	μĄ	I <sub>F</sub> =250µA, I <sub>F</sub> (other channel)=20mA Vo=Vcc=18V	4	1
Logic Low Supply Current	ICCL		35	200	μÁ	J <sub>F1</sub> =3 <sub>F2</sub> =20mA, V <sub>CC</sub> =18V	5	1
Logic High Supply Current	Іссн		0,2	10	μΑ	I <sub>F</sub> =0mA, I <sub>F</sub> (other channel)=20mA Vcc=18V		7
Input Forward Voltage	VF		1,5 (	1,8	V.	IF=20mA	1	1
Input Reverse Breakdown Voltage	Bva	3			٧	IR=10µA		1
Input-Output Insulation Leakage Current	li-o			1.0	μA	45% Relative Humidity, TA=25° C, t=5s, V <sub>I=0</sub> =1500Vdc 41		3
Propagation Delay Time to Logic High at Output	IPLH		2.0	6.0	μ\$	RL=8.2KN, CL=50pF IF=16mA, Vcc=5V	6,9	1
Propagation Delay Time to Logic Low at Output	tPHL		0,4	2.0	μѕ	RL=8.2K\O, CL=50pF Is=16mA, Vcc=5V	6,9	% 1

#### Notes

1. Each channal.

Current Transler Ratio is defined as the ratio of output collector current, to, to the forward LED input current, Is, times 100%, CTR is
known to degrade slightly over the unit's lifetime as a function of input current, temperature, signal duty cycle and system on times
Refer to Application Note 1002 for more detail. In short it is recommended that designers allow at least 20-25% guardband
for CTR degradation.

Measured between pins 1 through 8 shorted together and pins 9 through 16 shorted together.





Figure 1. Input Diode Forward Characteristic,



'All typicals at TA=25°C.

Figure 2. DC and Pulsed Transfer Characteristic

# Typical Characteristics at T<sub>A</sub>=25°C

Parameter	Symbot	Тур.	Units	Test Conditions	Fig.	Note
Temperature Coefficient of Forward Voltage	ΔV <sub>F</sub> ΔT <sub>A</sub>	1.9	mV/°C	I⊨=18mA	8	
Input Capacitance	(S) Cin	120	ρF	t=1 MHz, Vr=0	,#	†
Resistance (Input-Output)	R <sub>I-0</sub>	1012	Ω	V <sub>t-0</sub> =500 Vdc		1_
Capacitance (Input-Output)	Ct-o	1.0	pF -	f=1 MHz		1,4
Input-Input Insulation Leakage Current	la-ting	A. 1	pA »	45% Relative Humidity, Vi-i=500Vdc, t=5s	3.8	5
Capacitance (Input-Input)	8" CI-1	.55	pΕ	t=1 MHz	11.0	5
Transistor DC Current Gain	hre	250	-	Vo=5V, to=3mA		1
Small Signal Current Transfer Ratio	$\frac{\Delta lo}{\Delta lf}$	21	₩ .	Vcc=5V, Vo=2V	7	1
Common Mode Transient Immunity at Logic High Level Output	СМн	1000	V/µs	Jp=0, Rt=8.2kΩ V <sub>CM</sub> =10V <sub>p−p</sub>	10	1,6
Common Mode Transient Immunity at Logic Low Level Output	GML	-1000	V/µs	IF=16mA, R⊾=8.2kΩ VcM=10Vp-p	10	
Bandwidth	BW	2	MHz	Rt=100Ω	8	В

#### Notes (cont.):

- Measured between each input pall shorted together and the output pins for that channel shorted together.
   Measured between pins 3 and 4 shorted together and pins 7 and 8 shorted together.
- 6. CMH is the steepest slope (dV/dt) on the leading edge of the common mode pulse, VcM, for which the output will remain to the togic high state.
- 7, CML is The steapest slope (dV/d1) on the trailing edge of the common mode pulse, Vow, for which the output with remain in the togic tow state.
- 8. Bendwidth is the frequency at which the ac output vottage is 3dB below the tow frequency asymptote.




Figure 3. Normalized Current Transfer Ratio vs. Input Diode Forward Current.




Figure 4. Logic High Output Current vs. Temperature.




Figure 5. Logic Low Supply Current vs. Input Diode Forward Current.




Figure 6. Propagation Delay vs. Temperatura,





Figure 7. Normelizad Small Signel Curraut Trausfer Ratio vs. Quiescent Input Current.







Figure 8. Frequency Response.







Figure 9. Switching Test Circuit.







Figure 10. Test Circuit for Transient Immunity and Typical Wavaforms.



LOGIC FAMILY	LSTTL	CMOS,			
DEVĮCĖ NO.	54LS14	0040106BM			
Vcc -	5V	6V	15V .		
R <sub>L</sub> 5% YOLEHANCE	*1860	0.2kΩ	22kΩ		

\*THE EQUIVALENT OUTPUT LOAD RESISTANCE IS AFFECTED BY THE LSTTL INPUT CURRENT AND IS APPROXIMATELY 8.2ks.

This is a worst case design which takes into account 25% degradation of CTR. See App. Note 1002 to assess actual degradation and lifetime.


Figure 11, Recommended Logic Interface.

# High Reliability Test Program

Hewlett-Packard provides standard high reliability test programs, patterned after MIL-M-38510.

- The TXV suffix Identifies a part which has been preconditioned and screened per Table IV.
- The TVXB suffix identifies a part which has been preconditioned and screened per Table IV, and comes from a lot which has been subjected to the Group 8 tests detailed in Table V.

Part	Number System	n
Commercial Product	With TXV Screening	With TXV Screening Plus Group B
4N55	4N55TXV	4N55TXVB



Burn/In-Circult

TABLE IV. TXV PRECONDITIONING AND SCREENING - 100%

	Eχ	amination or Test	MIL-STD-883 Methods	Conditions
	1,	Pre-Cap Visual Inspection	2010 🐃	Condition B
	2.	High Temperature	1008	24 Hrs. @ 150° C
	3,	Temperature Cycling	1010,53	65°C to +150°C
	4.	Acceleration	2001	5kG, Y1
	5.	Hellum Leak Test	1014	Test Condition A
	₿.	Gross Leak Test	i 1014°	Test Condition C
ш		Electrical Test: CTR	F	Per Table II, TA = 25°C
	8.	Burn-In Control of the Control of th	1015.	. 168 Hrs., T <sub>A</sub> ⇒ 125° C
		` **		$V_{CG} = 5.5V$ , $I_F = 20 \text{ mA}$ , $V_{CG} = 3.5V$ $R_L = 270\Omega$
	9,	Electrical Test:	Sec. 1	
31.		CTR, Ion. Iccl. Icch. Vr. BVa. II-0		Per Table II, TA = 25° C
	10.	Evaluate Drlft	1	Max. ACTR = ±20%
3.	11.	Sample Electrical Test:	` ` `	Ĭ`.
		Вон, Іссн, Іссь, СТВ, V <sub>F</sub> , ВV <sub>В</sub>		Per Table II, LTPD = 5, TA = -55°C
	12.	Sample Electrical Test:		
		IOH, ICCH, ICCL, CTR, VF, BVR		Per Table II, LTPD = 5, T <sub>A</sub> = +125°C
	13.	Sample Electrical Test:		5. 7/1 1/2
		TPHL, TPLH	`	Per Table II, TA = 25°C, LTPD = 5
	14.	External Visual	2009	

### TABLE V. GROUP B

		MIL-STD-893				
. 6	xamination or Test	Method Condition				
S	Subgroup 1 Physical Dimensions	2016	See Product Outline Drawing	15		
	Subgroup 2 Solderability	2003	Immersion within 2.5mm of body, 16 terminations	20		
	Subgroup 3 Temperature Cycling Thermal Shock Hermetic Seal, Fine Leak Hermetic Seal, Gross Leak End Points: IoH, CTR, ICCH, ICCL, VF, BVR, II-O	1010 1011 1014 1014	Test Condition C Test Condition A Test Condition A Test Condition A Test Condition C Per Table II, TA = 25°C	15		
S	Subgroup 4 Shock, non-operating	2002	1500 G, t = 0.5 ms, 5 blows in each orientation X1, Y1, Y2	15		
	Constant Acceleration End Points: Same as Subgroup 3	2001	5KG, Y,			
5	Subgroup 5 Terminal Strength, tension	2004	Test Condition A, 4.5N (1 lb.), t5s	15		
5	Subgroup 6 High Temperature Life End Points: Same as Subgroup 3	1008	T <sub>A</sub> = 150°C	λ = 7		
9	Subgroup 7 Steady State Operating Lile End Points: Same as Subgroup 3	1005	V <sub>CC</sub> = 5V, I <sub>F</sub> = 20mA, T <sub>A</sub> = 125° C V <sub>CC</sub> = 3,5V, R <sub>L</sub> = 270Ω	$\lambda = 7$		



# Solid State Lamps

- Selection Guide ...... 106
- Red, High Efficiency Red, Yellow and Green Lamps
- Integrated Lamps
- Hermetically Sealed Lamps
- Panel Mounting Kit

# High Efficiency Red, Yellow, Green LED Lamps

Device			Description		Typical		Typical	Page		
Package Outline Drawing	Part No.	Calai (2)	Package	Lens	Luminous Intensity	20½ <sup>[1]</sup>	Forward Voltage	No		
	5082-4550	Yellow (538 nm)	T-1% (□)	Yellow Dillused	1.8 mod @ 10mA	90°	2.2 Volts @ 10mA	113		
	5082-4655				3.0 med @ 10mA					
	5082-4557			Yellow Non-Diffused	9.0 mcd @ 10mA	35°				
	5082-4558				16.0 mcd ⊕ 10mA					
	5082-4650	High Efficiency		Red Diffused	2.0 mod @ 10mA	90°				
	5082-4655	Red (635 nm)			4.0 mod @ 10mA					
	5082-4657			Red Non-Dilfused	12.0 mod @ 10mA	35*				
пП	5082-4658				24.0 mcd @ 10mA					
	5082-4950	Green (565 nm)		Green Dilfused	1.8 mcd @ 20mA	90°	2.4 Volts @ 20mA			
	<b>6082-496</b> 6	(300)			3.0 mcd @ 20mA					
	5082-4967			Green Non-Diffused	9.0 mod @ 20mA	30°				
	5082-4958				16.0 mpd @ 20mA					
	5082-4590	Yellaw (538 nm)			T-1% Low Profile	Yellow Diffused	3,5 mod @ 10mA	50°	2.2 Volts @ 10mA	11
	5082-4592				6.0 mcd @ 10mA					
	5082-4595				Yellow Non-Diffused	6.5 mcd @ 10mA	45°			
	1002 4567				11.0 mod @ 10mA					
	5082-4690	High Efficiency		Red Diffused	3.5 mod @ 10mA	50°				
	5082-4893	Red (635 nm)			7.0 mcd @ 10mA					
	5082-4694					Red Non-Diffused	8.0 mcd @ 10mA	45°		
П	5082-4695				11.0 mpd @ 10mA					
	5082-4290	Green (565 nm)		Green Diffused	4.5 mcd @ 20mA	50°	2.4 Volts @ 20mA			
	5082-4992				7.5 mcd @ 20mA					
	5082-4995			Groon Non-Diffused	6.5 mcd @ 20mA	40°				
	5082-4997				11.0 mcd @ 20mA			1		

See Page 111 for Notes,

# High Efficiency Red, Yellow, Green LED Lamps (continued)

Device			D#scription		Туріса		Typical	
Packege Outline Drewing	Part No.	Color [2]	Peckege	Lens	Luminous	2Θ%[1]	Forward Voltage	Pege No.
	HLMP-1300	High Efficiency	T-1 <sup>44</sup>	Red Diffused	1.5 med @ 10mA		2.2 Volts @ 10mA	123
रिप	HLMP-1301	Red (635 nm)			2.0 med @ 10mA	70"	1	
	HLMP-1302				2.5 mcd @ 10mA			
	HLMP-1400	Yellow (583 nm)		Yellow Diffused	1.5 mcd @ 10mA			
	HLMP-1401	(555 (111)		Diritased	2.5 mcd @ 10mA	60°		
-	HLMP-1402				4.0 mcd @ 10mA			
0	HLMP-1600	Green (565 nm)		Green Diffused	1.2 mcd @ 10mA		2.4 Voits @ 20mA	
	HLMP-1501	(005 1111)		Pinused	2.0 mcd@ 10mA		₩ ZUMA	
	HLMP-1502				3.0 mod @ 10mA			
	HLMP-0300	High Efficiency	Rectangular	Red Diffused	1.0 med @ 25mA		2.5 Volts	127
	HLMP-0301	Red (635 nm)			2.5 mcd @ 25mA		ezonia	
	HLMP-0400	Yellow (583 am)		Y#llow Diffused	1,2 mcd @ 25mA	100°		
	HLMP-0401				2.5 mcd @ 25mA			
	HLMP-0500	Green (565 nm)		Green Diffused	1.2 mod @ 25mA			
ш	HLMP-0501	_			2.5 med @ 25mA			
	5082-4150	Yellow (583 nm)	Subminiature with Radial Leeds	Yellow Diffused	2.0 mcd @ 10mA	90°	2,2 Volts @ 10mA	131
	5082-4160	High Efficiency Red (635 nm)		Red Diffused	3,0 med @ 10mA	80°		
	5082-4190	Green (565 nm)		Green Diffused	1.5 mcd @ 20mA	70°	2.4 Volts @ 20mA	

See Page 111 for Notes.

# High Efficiency Red, Yellow, Green Light Bar Modules

Device		Description		Typical		Typical	Page	
Package Outline Drawing	Part No.	Color <sup>[2]</sup>	Peckege	Lens	Luminous (ntensity	20% [1]	Forward Voltage	No.
, .	HLWP-2300	High Efficiency Red (635 nm)	4 Pip (n-Line;,100" Centers; :400"L x :195"W x :240"H	Red Diffused	7 mod @ 20mA	(Not Appli- cable)	1.9 Volts @ 20mA	135
	HLMP-2400	Yellow (538 nm)		Yellow Diffused	5 mcd @ 20mA		2,0 Volts @ 20mA	
F 7 F F	HLMP-2500	Green (566 nm)		Green Diffused	3.5 mcd @ 20mA		2.1 Volts @ 20mA	
	HLMP-2350	High Efficiency Red (635 nm)	8 Pin In-Line; .100" Centers; .800"L x .195"W x .240"H	Red Diffused	15 mcd @20mA		1.9 Volts @ 20mA	
	HLMP-2450	Yellow (538 nm)	1	Yellow Diffused	11 mpd @ 20mA		2.0 Volts @ 20mA	
	HLMP-2560	Green (565 Am)		Green Diffused	7.5 mod @ 20mA		2.1 Volts @ 20mA	]
	HLMP-2600	High Efficiency Red (635 am)	8 Pin DIP; .100" Centers; .400L x .400"W x .240"H; Dual Atrangement	Red Diffured	7 mod @ 20mA			139
	HLMP-2700	Yellow (538 nm)		Yellow Diffused	5 mod @ 20mA		2.2 Valts @ 20mA	
	HLMP-2800	Green (565 nm)		Green Diffused	3.5 mcd @ 20mA			
	HLMP-2820	High Efficiency Red (635 nm)	16 Pin DIP; .100" Centers; .800"L x .400"W x .240"H; Quad Arrangement	Red Diffused	7 mcd @ 20mA		2.1 Volts @ 20mA	
	HLMP-2720	Yellow (538 nm)		Yellow Diffused	5 med @ 20mA		2,2 Volt1 @ 20mA	
	HLMP-2820	Green (565 nm)		Green Diffused	3.5 mgd @ 20mA			

See Page 111 for Notes.

# High Efficiency Red, Yellow, Green Light Bar Modules (continued)

Device			Description		Typical		Typical	
Package Ontline Drawing	Pert No.	Color [2]	Package	Lans	Luminons Intensity	2Θ% <sup>[1]</sup>	Forward Voltage	Pegi No.
	HLMP-2635	High Elficiency Red (635 nm)	16 Pin DIP; .100" Centers; .800"L x .400"W x .240"H; Duel Bar Arrange- ment	Red Dillused	14 med @ 20mA	(Not Appli- cable)	2.1 Volts @ 20mA	139
	HLMP-2735	Yellow (538 nm)		Yellow Dilfused	10 mcd @ 20 mA		2.2 Valts ⊕ 20mA	
	HLMP-2835	Green (585 nm)		Green Diffused	7 mod @ 20mA			
	HLMP-2655	High Efficiency Red (635 nm)	8 Pin DIP; .100" Centers; .400"L x .400"W x .240"H; Squere Arrange-	Red Diffnsed	14 mcd @ 20mA		2,1 Volts № 20mA	
	HLMP-2755	Yellow (538 nm)	Wall.	Yellow Diflused	10 mcd @ 20mA		2.2 Volts @ 20mA	ı
	HLMP-2855	Green (565 nm)		Green Diffused	7 mcd @ 20mA			
	HLMP-2670	High Efficiency Red (635 nm)	16 Pin DIP; .100" Centers; .800"L x .400"W x .240"H; Dnal Square Arrangement	Red Diffused	14 mcd @ 20mA		2.1 Volts @ 20mA	
	HLMP-2770	Yellow (538 nm)	, was a second	Yellow Diffused	10 mod @ 20 mA		2.2 Volts @ 20mA	
	HLMP-2870	Green (565 nm)		Green Diffused	7 med @ 20mA			
	HLMP-2685	High Efficiency Red (635 nm)	16 Pin DIP; ,100" Centers; .800"L x .400"W x .240"H; Single Bai Arrenge- mant	Red Diffused	28 mod @20mA		2.1 Volts @ 20mA	
	HLMP-2785	Yellow (538 nm)		Yellow Diffused	20 mod @ 20mA		2.2 Volts @ 20mA	
	HLMP-2BB5	Green (585 nm)		Green Diffused	14 med @ 20 mA			

See Page 111 for Notes.

Red LED Lamps

Davice			Description		Typical	143	Typical	Page
Package Outline Drawing	Part No.	Çalor <sup>(2)</sup>	Package	Lens	Luminous Intensity	20%[1]	Forward Voltage	No.
	6082-4860	Rad (555 cm)	T-1%(3)	Red Diffused	0.8 mcd @ 20mA	95*	1.8 Volts @ 20mA	145
	6082-4855				1,4 med @ 20mA			
	5082-4403				1,2 mcd @ 20mA			147
	5082-4440				0.7 med @ 20mA	75°		
	5082-4415		[4]		1.2 med @ 20mA			
- 6	5082-4444		[A]		0.7 mcd@20mA			
	6082-4880				0.8 mcd @ 20mA	58°		
	5082-4883			Clear Non-Diffused		50"		
	5082-4886			Clear Diffused		65°		
и [;	5082-4881			Red Dilfused	1.3 mcd @ 20mA	58°		
	5082-4884			Clear Non-Diffused		50°		
	5082-4887			Clear Diffused		65°		
,	5082-4862		I	Red Diffused	1.8 mcd <b>© 20</b> mA	58°		
	5082-4885			Clear Non-Diffused		50°		
	5082-4868			Clair Diffused		65°		
	5082-4790		T-1¾ Low Profile	Red Diffused	1.2 mod @ 20mA	60°		117
	5082-4791				2,5 med @ 20mA	00		
	5082-4484		T-1(a)	Red Diffused	1.4 med @ 20mA	120		146
	5082-4494							
	5082-4480				0.8 med € 20mA			148
0	5082-4483			Clear Diffysed				
	5082-4486			Clear Non-Diffused		80°		

### Red LED Lamps (continued)

Device			Description		Typical		Typical	D
Package Outline Drawing	Peri No.	Color  2	Pa ck age	Lens	Luminous Intentity	2(% [1]	Forwerd Voltage	Page No.
	5082-4487	Red (655 nm)	T-1 Low Profile <sup>[4]</sup>	Class Non-Diffused	0.8 med @ 20mA	120°	1.6 Vol1s @ 20mA	149
	5082-4488	Low Profile			Guaranteed Min, 0.3 mcd @20mA	120		
$\circ$	5082-4100		Subminiature Radial Leads	Red Diffused	0.5 mcd @ 10mA		1.6 Volts @ 10mA	131
	5082-4101		Typoldi Ecado	Sill ged	10 mod @ 10mA	45°	e jona	
	HLMP-5203		Subminiature Array					153
	HLMP-6204		Radial Leads					
	HLMP-6205							

### Integrated LED Lamps

Device			Description		Typical		Typical	
Package Outline Drawing	Part No.	Color <sup>(2)</sup>	Package	Lens	Luminous Intensity	20%[1]	Forward Voltage	Pege No.
0	HLMP-3600	High Eff. Red (835 nm)	T - 1% <sup>[3]</sup>	Red Diffused	2.4 mcd @ 5 V		15mA @ <b>5V</b>	155
<u>[</u> ]	HLMP-3650	Yellow (538nm)	1	Yellow Diffused				
	HLMP-3680	Green (565 nm)		Green Diffused	1.8 mod © 5∨	80.		
	HLMP-3105	ਜ਼ਿਵਰ (655 nm)		Red Dilfused	1,5 med @ \$V		20mA @5V	157
	HLMP-3112						14mA @12V	
	5082-4860				0.8 med @5∨	58°	16mA @ 5V	159
<b>I</b>	5082-4468		7.1141	Clear Dilfused		70°	j	
	5082-4732			Red Diffused	0.7 med @ 2,75V	95°	13mA @2.75V	161
	HLMP-6800		Subminiature: Redial Leeds		2.4 med @5V	90"	9.6mA @5V	163
	HLMP-6620				0.6 mcd @5V		3.5mA @5V	

NOTES: 1.  $\Theta$  ½ is the off-axis angle at which the luminous intensity is half the axial luminous intensity.

- 2. Peak Wavelength
- 3. Panel Mountable. For Panel Mounting Kil, see page 171.
- 4. PC Board Mountable
- 5. Military Approved and qualified for High Raliability Applications.

# Hermetically Sealed and High Reliability LED Lamps

Device			Description		Minimum		Typical	D
Package Outline Drawing	Part No.	Color [2]	Package	Lens	Luminous Intensity	2(9) <sub>5</sub> [1]	Forward Voltage	Page No.
	1N 5765  JAN 1N5765 [5]  JANTX 1N5765 [5]	Red (655 nm)	Hermetic/TO-46 <sup>[4]</sup>	Red Diffused	0.5 mcd @ 20mA	70"	1.6 Volts @ 20mA	165
	IN6092 JAN 1N6092 [5]	High Efficiency Red (635 nm)			1.0 mcd @ 20mA		2.0 Volts @ 20mA	
	JANTX 1N6092 [5]							
	1N6093  JAN 1N6093 <sup>[5]</sup> JANTX 1N6093 <sup>[5]</sup>	Yellow (583 nm)		Yellow Dilfused				
	1N6094  JAN 1N6094 [5]  JANTX 1N6094 [6]	Grean (565 nm)		Green Diffused	0 8 mcd @ 25mA		2.1 Volts © 20mA	
	5082-4787 HLMP-0930 [5] HLMP-0931 [5]	Red (665 nm)	Panel Mount Varsion	Red Diffused	0.5 mcd @ 20mA		1.6 Volis 即 20mA	
	5082-4687  M 19500/519-01 <sup>[5]</sup> M 19500/519-02 <sup>[6]</sup>	High Elficiency Red [635 nm)			1.0 mcd ♥20mA		2.0 Volts @ 20mA	
	5082-4587 M 19500/520-01 <sup>[S]</sup> M 19500/520-02 <sup>[S]</sup>	Yellow (583 nm)		Yellow Diffused				
	E082-4987 M 19500/521-01 <sup>[6]</sup> M 19500/521-02 <sup>[5]</sup>			Green Dillused	0.8 mcd @ 25mA		2.1 Volts Ø 20mA	

See Page 111 for Notes,



# **SOLID STATE LAMPS**

HIGH EFFICIENCY RED - 5082-4650 Series

YELLOW • 5082-4550 Series

GREEN • 5082-4950 Series

TECHNICAL DATA MARCH 1980

### **Features**


- HIGH INTENSITY
- CHOICE OF 3 BRIGHT COLORS High Efficiency Red Yellow Green
- POPULAR T-1% DIAMETER PACKAGE
- LIGHT OUTPUT CATEGORIES
- WIOE VIEWING ANGLE AND NARROW VIEWING ANGLE TYPES
- GENERAL PURPOSE LEADS
- IC COMPATIBLE/LOW CURRENT REQUIREMENTS
- RELIABLE AND RUGGEO


### Description

The 5082-4650 and the 5082-4550 Series lamps are Gallium Arsenide Phosphide on Gallium Phosphide diodes emitting red and yellow light respectively. The 5082-4950 Series lamps are green light emitting Gallium Phosphide diodes.

General purpose and selected brightness versions of both the diffused and non-diffused lens type are available in each family.

### Package Dimensions





Part Number 5082- Application Lens Cofe 4650 Indicator — Diffused	). P
5082- Application Lens Cofe	ır
Total Cold	И
4650 Indicator — Diffused	
1 111	
General Purpose	
4655 Indicator — Wide Angle	
High Ambient High	
400/ Infuminator/Point Non Ditrused Red	псу
Source	
4658 Illuminator/High Narrow Angle	
Brightness	
4550 Indicator Diffused	
General Purpose	
4555 Indicator Wide Angle	
High Ambient	
4557 Illuminator/Point Non-Diffused Yellow	<b>'</b>
Source	
4558 Illuminator/High Narrow Angle	
Brightness:	
4950 Indicator — Diffused	
General Purpose	
4955 Indicator — Wide Angle	
High Ambient	
4957 Illuminator/Point Non-Diffused Green	
Source "	
4958 Illuminator/High Narrow Angle	
Brightness	

# Electrical Characteristics at T<sub>A</sub>=25°C

		Device			-		2 42 4
Symbol	Description	5082-	Min.	Тур,	Max.	Units	Test Conditions
f <sub>V</sub>	Luminous Intensity	4650 4655 4657 4658	1,0 3.0 9.0 15.0	2.0 4.0 12.0 24.0		mcd,	I <sub>F</sub> = 10mA · (Fig. 3)
		4550 4555 4557 4558	1.0 2.2 6.0 12.0	1.8 3.0 9.0 16.0		mcd.	l⊭ = 10mA (Fig. 8)
		4950 4955 4957 4958	1.0 2.2 6.0 12.0	1.8 3.0 9.0 16.0		mcd.	I <sub>F</sub> = 20mA (Fig. 13)
2⊕⅓	Included Angle Between Half Luminous Intensity Points	4650 4655 4657 4658		90 90 35 35		Deg.	I <sub>F</sub> = 10mA See Note 1 (Fig. 6)
		4550 4555 4557 4558		90 90 35 35	in the state of th	Deg.	I <sub>F</sub> = 10mA See Note 1 (Fig. 11)
	***	4950 4955 4957 4958		90 90 30 30		Deg.	I <sub>F</sub> = 20mA See Note 1 (Fig. 16)
λ <sub>PEAK</sub>	Peak Wavelength	4650s 4550s 4950s		635 583 565	to the second	nm	Measurement at Peak (Fig. 1)
λα	Dominant Wavelength	4650s 4550s 4950s		626 585 572		nm	See Note 2 (Fig.1)
†S	Speed of Response	4650s 4550s 4950s		90 90 200		ns	
С	Capacitance	4650s 4550s 4950s		16 18 18		RITS	V <sub>F</sub> = 0, f = 1 MHz
Θ <sub>JC</sub>	Thermal Resistance	4650s 4550s 4950s		135 135 145	-	°C/W	Junction to Cathode Lead at Seating Plane
V <sub>F</sub>	Forward Voltage	4650s 4550s 4950s		2,2 2.2 2.4	3,0 3.0 3.0	V	I <sub>F</sub> = 10mA (Fig. 2, I <sub>F</sub> = 10mA Fig. 7, I <sub>F</sub> = 20mA Fig. 12)
BVR	Reverse Breakdown Volt.	All	5.0			V	In = 100MA
$\eta_{\rm v}$	Luminous Efficacy	46504 4560s 4950s		147 570 665		lumins/w tt	See Note 3

Θ<sub>χ</sub> is the off-exis angle at which she luminous intensity is half the sixial luminous intensity.
 The dominant wavelength, λ<sub>d</sub>, is derived from the CIE chromaticity diagram and represents the single wavelength which defines the color of the device.
 Radiant intensity, I<sub>g</sub>, in watte/steradian, may be found from the equation I<sub>g</sub> |<sub>V</sub>/n<sub>V</sub>, where I<sub>V</sub> is the luminous intensity in candelos and n<sub>V</sub>is the luminous efficacy in lumans/watt.

# Absolute Maximum Ratings at T<sub>A</sub>=25°C

Parameter	High Efficiency Red 4650 Series	Yellow 4550 Series	Green 4950 Series	Units		
Power Dissipation	120	120	120	mW		
DC Forward Current	2011	2011	30[2]	mA		
Peak Operating Forward Current	60 (Fig. 5)	60 (Flg. 10)	60 (Fig. 15)	mA		
Operating and Storage Temperature Range		-55°C to +1	00°C			
Lead Solder Temperature (1.6mm[0.053 inch) below package base)	260°C for 5 seconds					

<sup>1.</sup> Derate from 50°C at 0.2mA/°C

<sup>2.</sup> Derate from 50°C at 0.4mA/°C




Figure 1. Relative Intensity vs. Wavelength.

### High Efficiency Red 5082-4650 Series





Figure 2, Forward Current vs. Forward Voltage



vs. Forward Current.




Figure 4. Relative Efficiency (Luminous intensity per Unit Current) vs. Pack Current.




Figure 5. Maximum Tolerable Peak Current ve, Pulse Duration. (IDC MAX as per MAX Retings.)




Figure 6. Relative Luminous Intensity vs. Anguler Displecement.

### Yellow S082-4550 Series




Figure 7, Forward Correct vs. Forward Voltage,




Figure 10. Maximum Tolerable Peak Curreut vs. Pulsa Duretion, (IDC MAX as per MAX Retings)




Figure 8. Relative Luminous Intensity vs. Forward Current,




Figure 9, Reletive Efficiency
{Luminous luteusity per Unit
Current) ye. Peak Current.




Figure 11. Reletive Luminous Intensity vs. Angular Displacement.

### Green 5082-4950 Series




Figure 12. Forward Current vs. Forward Voltage.




Figure 15. Maximum Tolerable Peak Cur-Lont vs. Pulse Duretlov. (I<sub>DC</sub> MAX es per MAX Retings)




Figure 13. Relative Luminous Intensity vs. Forward Current.




Figure 14, Reletive Efficiency (Luminous luteristy per Unit Current) vs. Peak Current,




Figure 16, Reletive Luminous Intensity vs. Angelar Displecement.



# LOW PROFILE SOLID STATE LAMPS

RED • 5082-4790 SERIES

YELLOW • 5082-4590 SERIES

HIGH EFFICIENCY RED • 5082-4690 SERIES

GREEN • 5082-4990 SERIES

TECHNICAL DATA MARCH 1980

### **Features**

- HIGH INTENSITY
- LOW PROFILE: 5.8mm (0.23 in) NOMINAL
- T-1% DIAMETER PACKAGE
- LIGHT OUTPUT CATEGORIES
- DIFFUSED AND NON-DIFFUSED TYPES
- GENERAL PURPOSE LEADS
- IC COMPATIBLE/LOW CURRENT REQUIREMENTS
- RELIABLE AND RUGGED
- CHOICE OF 4 BRIGHT COLORS Red High Efficiency Red

Yellow


### Description

Tha 5082-4790/4791 ara Gallium Arsenide Phosphida Red Light Emitting Diodes packaged in a Low Profile T-1% outline with a red diffused lens.

The 5082-4690 Series are Gallium Arsenide Phosphide on Gallium Phosphide High Efficiency Red Light Emitting Diodes packaged in a Low Profila T-1% outlina.

The 5082-4590 Series are Gallium Arsenide Phosphide on Gallium Phosphida Yellow Light Emitting Diodas packaged in a Low Profita T-1% outline.

# Package Dimensions





The 5082-4990 Series are Gallium Phosphide Green Light Emitting Diodes packaged In a Low Profile T-1% outline.

The Low Profile T-1% package provides space savings and is excallant for backlighting applications.

Part			
Number 5082-	Application	Lens	Color
4690	indicator —		
	General Purpose	Diffused	
4693	Indicator —	Wide Angle	Hìgh
	High Brightness	<u></u>	Efficiency
4694	General Purpose		Red
	Point Source	Non-dilfused	7102
4695	High Brightness	Narrow Angle	
	Annunciator		
4590	Indicator —		
	General Purpose	Dilfused	
4592	High Brightness	Wide Angle	
4595	General Purpose		Yellow
4595	Point Source	Non-dilfused	
4597	High Brightness	Narrow Angle	
4097	Annunciator	Idailow Migic	
4990	Indicator —		
4330	General Purpose	Diffused	
4992	Indicator —	Wide Angle	
	High Brightness		0
4995	General Purpose		Green
	Point Source	Non-diffused	
4997	High Brightness	Narrow Angle	
	Annunicator		
4790	Indicator —	-	
	General Purpose	Diffused	Red
4791	Indicator —	Wide Angle	
	High Brightness		,

# Absolute Maximum Ratings at T<sub>A</sub>=25°C

Parameter	Red 4790 Series	Hi Eff. Red 4690 Series	Yellow 4590 Series	Green 4990 Series	Units
Power Dissipation	100	120	120	120	mW
DC Forward Current	50[1]	20 [1]	20[1]	30[2]	,mA
Peak Forward Current	1000 See Fig. 5	60 See Fig. 10	60 See Fig. 15	60 See Fig. 20	mA
Operating and Storage Temperature Range			55°C to +∕100	o°c	
Lead Solder Temperature (1.6mm [0.63 inch] from body)			260°C For 5 Se	conds j	

- 1. Derate from  $50^{\circ}$ C at 0.2mA/ $^{\circ}$ C 2. Derate from  $50^{\circ}$ C at 0.4mA/ $^{\circ}$ C




Figure 1. Relative Intensity versus Wavelength.

# RED 5082-4790 SERIES Electrical Specifications at $T_A=25^{\circ}C$

Symbol	Description	Device 5082	Min.	Тур.	Max.	Units	Test Conditions
	Axiai Luminous Intensity	4790	0.8	1.2	-		1 00 1 (C) (C)
ly	Axiai Luminous intensity	4791	1.6	2.5		med	I <sub>F</sub> = 20mA (Fig. 3)
20 <sub>1/2</sub>	Included Angle Between Half Luminous Intensity Points			60	43	deg.	Note 1 (Fig. 6)
<b>APEAK</b>	Peak Wavelength			655		am	Measurement @ Peak (Fig. 1)
λd	Dominant Wavelength			648		nm	Note 2
T <sub>S</sub>	Speed of Response			15		<b>ग\$</b>	
С	Capacitance			100		ρF	V <sub>F</sub> = 0; f = 1 MHz
θ <sub>JC</sub>	Thermal Resistance		ÇÎT.	125	Y.	°C/W	Junction to Cathode Lead 1.6 mm (0.063 in.) from Body
VF	Forward Voltage		0	1.6	2.0	V	t <sub>F</sub> = 20mA (Fig. 2)
BVR	Reverse Breakdown Voltage		3	10	- 4	V	I <sub>R</sub> = 100µA
ην	Luminous Efficacy			55		Im/W	Note 3

Note: 1.8½ is the off-exis engle at which the luminous intensity is helf the axial luminous intensity. 2. Cominant wavelength,  $\lambda_d$ , is derived from the CIE chromaticity diagram and represents the single wevelength which defines the color of the device. 3. Hadient intensity  $t_e$ , in watts/staredian may be found from the equation  $t_{\rm m} = t_e/n_e$ , where  $t_e$  is the luminous intensity in candeles and  $n_e$  is the luminous afficecy to lumeus/watt.




Figure 2. Forward Current versus Forward Voltage.




Figure 3. Relative Luminous Intensity versus Forward Current.




Figure 4. Relative Efficieucy
{Luminous futeusity
per Unit Current}
versus Peak Current.




Figure 5. Maximum Tolerable Peak Current versus Pulse Duration. (IDC MAX es per MAX Ratings)





Figure 6. Relative Luminous Intensity versus Angular Displacement.

# HIGH EFFICIENCY RED 5082-4690 SERIES Electrical Specifications at T<sub>A</sub>=25°C

Symbol	Description	Device 5082	Min.	Тур.	Max.	Úńits	Test Conditions
t <sub>v</sub>	Axial Luminous Intensity	4690 4693 4694 4695	1,5 5.0 4.0 8.0	3.5 7.0 8.0 11.0		med	ĺé,≂ 10mA (Fíg.8)
20%	Included Angla Between Half Euminous Intensity Points	4690 4693 4694 4696		50 50 45 45		deg.	Note 1 (Fig. 11)
λρΕΑΚ	Peak Wavelength			635		ņm	Measurement @ Peak (Fig. 1)
λ <sub>d</sub>	Dominant Wavelength	4.		626		nm	Note 2
Ys	Speed of Response			90		ns	
С	Capacitance			16		рF	V <sub>F</sub> = 0; f = 1 MHz
$\theta_{\rm JC}$	Thermal Resistance			130		°C/W	Junction to Cathode Lead 1.6mm (0.063 in.) from Body
VF	Forward Voltage			2.2	3.0	٧	I <sub>F</sub> = 10mA (Fig. 7)
BVR	Reverse Breakdown Voltage		5.0			V	I <sub>FT</sub> = 100µA
η <sub>V</sub>	Luminous Efficacy			147		lm/W	Note 3

Note: 1.  $\theta_{X}$  is the off-axis angle at which the luminous intensity is half the sxial inminous intensity. 2. Dominant wavelength,  $\lambda_{G}$  is derived from the CIE chromoticity diagram and represents the single wavelength which defines the color of the device. 3. Radiant intensity  $I_{g}$ , in watts/steradian may be found from the equation  $I_{g} = I_{g}/\eta_{g}$ , where  $I_{g}$  is the luminons intentity in candeles and  $\eta_{g}$  is the luminons efficacy in lumens/west.



AND ALTO DE MAXIMUM TOLERABLE

PERM MAX.

10 KHz

10 MAX.

Figure 10. Maximum Tolerable Peak Current versus Pulsa Duration. (IDC MAX as per MAX Ratings)




Figure 11. Reletive Luminous Intensity versus Angulor Displecement.

# YELLOW 5082-4590 SERIES Electrical Specifications at T<sub>A</sub>=25°C

Symbot	Description	Device 5082	Min.	Тур	Max.	Units	Test Conditions		
l <sub>v</sub>	Axial Luminous Intensity	4590 4592 4595 4597	1.5 4.5 4.0 8.0	3.5 6.0 6.5 11.0	33.	mcd	I <sub>F</sub> = 10mA (Fig. 13)		
Included Angle Between Half Luminous Intensity Points		4590 4592 4595 4597	-	50 50 45 45		deg.	Note 1 (Fig. 16)		
<b>APEAK</b>	Peak Wavelength			583		nm	Measurement @ Peak (Fig. 1)		
$\lambda_d$	Dominant Wavelength			585		nm	Note 2		
Ts	Speed of Response			90	*****	ns			
С	Capacitance			18		pF	V <sub>F</sub> = 0; f = 1 MHz		
₿.jc	Thermal Resistance		14	100		°C/W	Junction to Cathode Lead 1.6mm (0.063 in.) from Body		
VF	Forward Voltage			2,2	3.0	V	I <sub>F</sub> = 10mA (Fig. 12)		
BVR	Reverse Breakulown Voltage		5.0			V	lq = 100μA		
$\eta_{V}$	Luminous Efficacy			570		lm/W	Note 3		

Notes: 1.8% is the off-axis angle at which the luminous intensity is half the axial luminous intensity. 2. Dominent wavelength,  $\lambda_d$ , is derived from the CIE chromaticity diagram and represents the single wavelength which defines the color of the daylor. 3. Radiant intensity  $I_g$ , in watta/steredian may be found from the equation  $I_g = I_g/\eta_{V_f}$  where  $I_g$  is the luminous intensity in candeles and  $\eta_{V_f}$  is the imminous efficacy in lumens/watt.




Figure 12. Forward Corrent versus Forward Voltage.

RATIG OF MAXIMUM TOLERABLE PEAK CUBRENT TO MAXIMUM TOLERABLE DC CURRENT




Figure 13. Relative Luminous Intensity versus Forward Current.




Figure 14. Relative Efficiency (Luminons Intensity per Unit Current) versus Peak Current,




Figure 15, Maximum Tolerable Peak Chrront versus Puise Duretion, (IDC MAX as per MAX Ratings),

tp - PULSE DURATION - vs




Figure 16. Relative Luminous Intensity versus Angular Displacement

# GREEN 5082-4990 SERIES Electrical 5pecifications at T<sub>A</sub>=25°C

Symbol	Description	Device 5082-	Min.	Тур,	Max.	Units	Test Conditions		
ly	Axial Luminous Intensity	4990 4992 4995 4997	2.0 6.0 3.5 8.0	4.5 7.5 6.5 11.0		med	I <sub>F</sub> = 20mA (Fig.18)		
2º ½	Included Angle Between Half Luminous Intensity Points			50 50 40 40		deg.	Note 1 (Fig.21)		
APEAK	Peak Wavelength			565		nm	Measurement @ Peak (Fig. 1)		
$\lambda_{nt}$	Dominant Wavelength			570		nm	Note 2		
$\tau_{s}$	Speed of Response			200		กร			
С	Capacitance			12		ρF	V <sub>F</sub> = 0; f = 1 MHz		
<sup>∂</sup> JC	Thermal Resistance			90		°C/W	Junction to Cathode Lead 1.6mn (0.063 in.) from Body		
VF	Forward Voltage			2,4	3.0	V	I <sub>F</sub> = 20mA (Fig. 17)		
BVR	Reverse Breakdown Voltage		5.0			٧	$I_{\rm FI} = 100 \mu \text{Å}$		
$\eta_{\rm v}$	Luminius Efficacy			485		Im/W	Note 3		

Note:: 1.  $\theta_N$  is the off-axis engle at which the luminous intensity is half the exial luminous intensity. 2. Dominant wavelength,  $\lambda_0$ , is derived from the CIE chromaticity diagram and represents the single wavelength which defines the color of the device. 3. Radiant Intensity  $I_n$ , in watts/secolar may be found from the equation  $I_0 = I_0/n_0$ , where  $I_0$  is the luminous intensity in candels) and  $n_0$  is the luminous efficacy in lumens/wall,




Figure 17, Forward Current versue Forward Voltage.




Figure 18. Relative Luminous Intensity versus Forward Current.




Figure 19, Relative Efficiency (Luminous Intensity per Unit Current) versus Paak Current.




Figura 20. Maximum Tolerable Peak Current versue Pulse Duration, IIDC MAX as per MAX ratings).




Figure 21, Relative Luminous Intensity versue Angulai Displacement,



### SOLID STATE LAMPS


HIGH EFFICIENCY RED • HLMP-1300,-1301,-1302 YELLOW • HLMP-1400,-1401,-1402 GREEN • HLMP-1500,-1501,-1502


TECHNICAL DATA MARCH 1980

### **Features**

- HIGH INTENSITY
- WIDE VIEWING ANGLE
- SMALL SIZE T-1 DIAMETER
   3.18mm (0.125 Inch)
- IC COMPATIBLE
- RELIABLE AND RUGGED
- CHOICE OF 3 BRIGHT COLORS HIGH EFFICIENCY RED YELLOW GREEN

# Package Dimensions





### Description

The HLMP-1300, -1301, and -1302 have a Gallium Arsenide Phosphide on Gallium Phosphide High Efficiency Red Light Emitting Diode packaged in a T-1 outline with a red diffused lens, which provides excellent on-off contrast ratio, high axial luminous intensity and a wide viewing angle.

The HLMP-1400, -1401, and -1402 have a Gallium Arsenide Phosphide on Gallium Phosphide Yellow Light Emitting Diode packaged in a T-1 outline with a yellow diffused lens, which provides good on-off contrast ratio, high axial luminous intensity and a wide viewing angle.

The HLMP-1500, -1501, and -1502 have a Gallium Phosphide Green Light Emitting Diode packaged in a T-1 outline with a green diffused lens, which provides good on-off contrast ratio, high axial iuminous intensity, and a wide viewing angle.

# I<sub>V</sub> — Axial Luminous Intensity at 25°C (Figures 3,8,15)

ly (med)										
	Min.	Тур.	Test Conditions							
High Etficiency Red										
HLMP-1300	0.5	1.5								
HLMP-1301 (-4684)	1.0	2.0	Ir#10 mA							
HLMP-1302	2.0	2.5								
Yeliow										
HLMP-1400	0.5	1.5								
HLMP-1401 (-4584)	1.0	2.5	Ip=10 mA							
HLMP-1402	2.5	4.0								
Green										
HLMP-1500	0.5	1.2								
HLMP-1501 (-4984)	8.0	2.0	I <sub>F</sub> =20 mA							
HLMP-1502	2.0	3.0								

# Absolute Maximum Ratings at T<sub>A</sub>=25°C

Parameter 🔆	High Efficiency Red HLMP-1300,1301,1302	Yellow HLMP-1400,1401,1402	Green HLMP-1500,1501,1502	Units
Power Dissipation	120	120	120	,mW
DC Forward Current	20 1	% 20 <sup>[1]</sup>	(30[2])	mA
Peak Forward Current	60 See Figure 5	60 See Figure 10	60 See Figure 15	mA
Operating and Storage Temperature Range		•55°C to 1	00°C	
Lead Soldering Temperature [1.6mm (0.063 in.) from Body]		230°C for 7 S	Seconds	Ag.

- 1. Derate from 50°C at 0.2mA/°C
- 2. Derate from 50°C at 0.4mA/°C

# Electrical/Optical Characteristics at T<sub>A</sub>=25°C

Symbol	Description	HLMP-1300, -1301,			HLMP-1400, -1401,			HLMP-1500, -1501,			**	
		-1302 Min. Typ.		Max.	Min.	-1402 Typ.	Max.	Min.	-1502 Typ.	Max.	Unite	Test Conditions
201/2	Included Angle Between Haff Luminous Intensity Points	÷	70	,		60			60	*## T	Deg.	Note 1 IFigs. 6, 11, 16)
Apeak	Peak Wavelength		635	3.		583			565		um	Measurement at Peak
λα	Dominant Wavelength		628	ii .		585			572		ДШ	Note 2
TS.	Speed of Response		90			90	200	* *	200		ns	22
С	Capacitance		20	1000		15	9	- 10	- 8	25	ρF	Vr=0; (=1 MHz
O1C	Thermal Resistance:		95			95 1	100 mg		95		*C/W	Junction to Cathode Lead at 0.79mm (0.031 in.) From Body
VF	Forward Voltage		2.2	3.0		2.2	3.0	art	2.4 (F = 20	3.0 mA	.V	Jr=10mA (Figs. 2,7,12)
EVE	Reverse Breakdown Voltage	5.0			5.0			5.0			v	le≕100μA
η <sub>V</sub>	Luminous Efficacy		147			570			665		1m/W	Note 3

- 1.  $\theta_{1/2}$  is the off-axis engle at which the luminous intensity is half the axial luminous intensity.
- The dominant wavelength, λq, is derived from the CIE chromaticity diagram and represents the single wavelength which delines the color of the device.
- Radiant intensity, l<sub>e</sub>, in watts/steradian, may be tound from the equation l<sub>e</sub>=l<sub>v</sub>/η<sub>v</sub>, where l<sub>v</sub> is the luminous intensity in candeles and η<sub>v</sub> is the luminous efficacy in lumens/watt.




Figure 1. Relative Intensity vs. Wavelength.

# High Efficiency Red HLMP-1300,-1301,-1302




Figure 2. Forward Current vs. Forward Voltage.




Figure 3, Relative Luminous Intensity vs. Forward Current.




Figure 4. Relative Efficiency (Luminous Intensity per Unit Current) vs. Peek Current,




Figure 5. Maximum Tolerable Peak Current vs. Pulse Duration. (IDCMAX as per MAX Ratings).




Figure 6. Relative Luminous Intensity vs. Angular Displacement.

### Yellow HLMP-1400,-1401,-1402




Figure 7. Forward Current vs. Forward Voltage,




Figure 8, Relative Luminous Intensity vs. Forward Current,




Figure 9. Relative Efficiency (Luminous Intensity per Unit Current) vs. Peak Current,




Figure 16. Maximum Telerable Peak Current vs. Pulse Duration. (IDC MAX as per MAX Ratings.)




Figure 11. Relative Luminous Intensity vs. Angular Displacement.

# Green HLMP-1500,-1501,-1502




Figure 12. Forward Current vs. Forward Voltage,




Figure 13. Relative Luminous Intensity vs. Forward Current.




Figure 14. Rabtive Efficiency
(Luminous Intensity per Unit
Currant) vs. Pask Currant,




Figure 15. Maximum Tolerable Peak Current vs. Pulse Duration, (IDC MAX as per MAX Ratings.)

PULSE DURATION OF




Figure 16. Relative Luminious Intensity vs. Angular Displacement,



#### RECTANGULAR SOLID STATE LAMPS

HIGH EFFICIENCY RED HLMP-0300/0301 YELLOW HLMP-0400/0401 GREEN HLMP-0500/0501

TECHNICAL DATA MARCH 1980

#### **Features**

- RECTANGULAR LIGHT EMITTING SURFACE
- FLAT HIGH STERANCE EMITTING SURFACE
- STACKABLE ON 2.54 MM (0.100 INCH) CENTERS
- IDEAL AS FLUSH MOUNTED PANEL INDICATORS
- IDEAL FOR BACKLIGHTING LEGENDS
- . LONG LIFE: SOLID STATE RELIABILITY
- CHOICE OF 3 BRIGHT COLORS HIGH EFFICIENCY RED YELLOW GREEN
- IC COMPATIBLE/LDW CURRENT REQUIREMENTS



#### Description


The HLMP-03XX, -04XX, -05XX are solid state lamps encapsulated in an axial lead rectangular epoxy package. They utilize a tinted, diffused epoxy to provide high on-off contrast and a flat high intensity emitting surface. Borderless package design allows creation of uninterrupted light emitting areas.

The HLMP-0300 and -0301 have a high-efficiency red GaAsP on GaP LED chip in a light red epoxy package. This lamp's efficiency is comparable to that of the Gap red, but extends to higher current levels.

The HLMP-0400 and -0401 provide a yellow GaAsP on GaP LED chip in a yellow epoxy package.

The HLMP-0500 and -0501 provide a green GaP LED chip in a green epoxy package.

#### Package Dimensions



# Absolute Maximum Ratings at T<sub>A</sub>=25°C

Parameter	High-Efficiency Red HLMP-0300/0301	Yellow HLMP-0409/0401	Green HLMP-0500/0501	Units
Power Dissipation	120	120	120	mW
DC Forward Current	30 [1]	30 [1]	30 [1]	mA .
Peak Forward Current	60 See Figure 5	60 See Figure 10	60 See Figure 15	mA
Operating and Storage Temperature Range		-55°C to 100°C		
Lead Soldering Temperature [1.6mm (0.063 in.) from body]		260°C for 5 second	\$	

<sup>1,</sup> Derate from 50°C at 0.4mA/°C.

# Electrical/Optical Characteristics at T<sub>A</sub>=25°C

Symbol	Description	HLM	P-0300	0/0301	HLM	P-0400	/0401	HEM	P-0500	0/0501	Units	Tesi Condilions
Syllibor	Describitor)	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Units	Test Collonions
201,2	Included Angle Between Half Luminous Intensity Points, Both Axes		100			100			100		deg,	Note 1. Figures 6,11,16
APEAK	Peak Wavelength		635			583			565		nm	Measurement at Peak
$\lambda_d$	Dominant Wavelength		626			585			571		រា៣	Note 2
TS	Speed of Response		90			90			200		ns	
С	Capacitance		17			17			17		pF	V <sub>I</sub> =0; f=1 MHz
Θ <sub>1</sub> ς	Thermal Resistance		130			130			130		°C/W	Junction to Cathode Lead at 1.6 mm (0.063 in.) from Body
VF	Forward Voltage		2.5	3.0		2,5	3.0		2.5	3.0	ν	1 <sub>r</sub> = 25mA Figures 2,7,12
BVR	Reverse Breakdown Voltage	5.0			5.0			5.0			V	I <sub>R</sub> = 100 μA
η <sub>v</sub>	Luminous Efficacy		147			570			665		Im/W	Note 3

O<sub>1/2</sub> is the off-axis angle at which the luminous intensity is half the axial luminous intensity.

The dominant wavelength,  $\lambda_0$ , is derived from the CIE chromaticity diagram and represents the single wavelength which defines the

<sup>2.</sup> color of the device.

Radiant Intensity, I<sub>e</sub>, in walls/steradian, may be found from the equation I<sub>e</sub>=I<sub>V</sub>/η<sub>V<sub>1</sub></sub> where I<sub>V</sub> is the luminous Intensity in candelas and my is the luminous efficacy in lumens/watt.




Figure 1. Relative Intensity vs. Wavelength.

## HIGH EFFICIENCY RED HLMP-0300/0301




Figure 2. Forward Correct vs. Forward Voltage,




Figure 3, Relative Luminous Intensity vs. Forward Current.




Figure 4. Relative Efficiency (Luminous Intensity per Unit Current) vs. Peak Current,




Figure 5, Meximum Tolerable Peak Current vs. Pulsa Duration, (IDC MAX as par MAX Ratings.)




Figure 6. Relative Luminous Intensity vs. Angular Displacement.

#### YELLOW HLMP-0400/0401




Figure 7: Forward Current vs. Forward Voltage.




Figura 8, Relative Luminous Intensity vs. Forward Current.




Figure 9. Relative Efficiency (Laminous Intensity per Unit Current) vs. Peak Current,




Figure 10, Maximum Tolerable Peak Current vs. Pulse Direction, (IDC MAX es per MAX Retings.)




Figure 11, Relative Luminous Intensity vs. Angular Displacement,

#### GREEN HLMP-0500/0501




Figure 12. Forward Content vs. Forward Voltage.




Figure 13, Relative Luminons intensity vs. Forward Correct,




Figure 14. Reletive Efficiency (Luminous Intensity per Unit Current) vs. Peak Current,




Figure 15, Maximum Tolerable Peak Current vs. Pulse Duretion. {IDC MAX as per MAX Ratings.}




Figure 16, Ralative Luminons Intensity vs. Angular Displacement,



## SUBMINIATURE SOLID STATE LAMPS

RED • 5082-4100/4101

HIGH EFFICIENCY RED • 5082-4160


YELLOW • 5082-4150

GREEN • 5082-4190

TECHNICAL DATA MARCH 1980

#### **Features**

- SUBMINIATURE PACKAGE STYLE
- END STACKABLE ON 2.21mm (0.087 in.) CENTERS
- LOW PACKAGE PROFILE
- RADIAL LEADS
- WIDE VIEWING ANGLE
- LONG LIFE SOLID STATE RELIABILITY
- CHOICE OF 4 BRIGHT COLORS
   Red
   High Efficiency Red
   Yellow
   Green



#### Description

The 5082-4100/4101, 4150, 4160 and 4190 are solid state lamps encapsulated in a radial lead subministure package of molded epoxy. They utilize a finted, diffused lens providing high on-off contrast and wide-angle viewing.

The -4100/4101 utilizes a GaAsP LED chip in a deep red molded package.


The -4160 has a high-efficiency red GaAsP on GaP LED chip in a light red molded package. This lamp's efficiency is comparable to that of the GaP red but does not saturate at low current levels.

The -4150 provides a yellow GaAsP on GaP LED chip in a yellow molded package.

The -4190 provides a green GaP LED chip in a green molded package.

Tape-and-reel mounting is available on request.

### Package Dimensions



# Absolute Maximum Ratings at T<sub>A</sub>=25°C

Parameter	Red 4100/4101	High Eff. Red 4160	Yellow 4150	Green 4190	Units
Power Dissipation	100	120	120	120	mW
DC Forward Current	50[1]	20[1]	20[1]	30[2]	mA
Peak Forward Current	1000 See Fig. 5	60 See Fig. 10	60 See Fig. 15	60 See Fig. 20	mA.
Operating and Storage Temperature Range	7,780	s -5	5°C to 100°C		
Lead Soldering Temperature [1.6mm (0.063 in.) from body]		245°	C for 3 second	ls	

- 1, Derate from 50° C at 0.2mA/° C
- 2. Derate from 50° C at 0.4mA/° C

# Electrical/Optical Characteristics at T<sub>A</sub>=25°C

dbal	Danadalla-	5082	-4100/4	1301	5	382-416	10	5	082-415	50	5	082-41	90	Units	Tesi Condilions
Symbol	Description	Min	Тур.	Mex.	Min	Тур.	Max.	Min.,	Тур,	Max	Mina	Тур.	Max.	O'llis	1691 CONGUIGNO
fu-	Axial Luminous Intensity	-70.5	.7/1.0		1,00	3.0		1.0	<sup>2</sup> 2,0		0.8 A	1.5 t1= 2	0mA	med	i <sub>P</sub> ⇔10mA, ≈ Figs. 3,8,13,18
201/2	Included Angle Batween Half Luminous Intensity Points	·	45			80			90			70		deg.	Note 1, Figures 6, 11, 16, 21
<b>APEAK</b>	Peek Wavelength	98	655		Ŋa,	1835			583			-565		nm (	Measurement at Peak
Ad	Dominanl Wavelength		640			628			585			572		nm	Note 2
TS	Speed of Response		15			90			90			200		ns	
0	, Capacitance		100		-	11			15			13		pF	V=0; =1 MHz
<b>9</b> )C	Thermal Resistance	2286	- 125		100	120			100			100		*C/W	Junction to Cathode Lead a 0.79mm (.031 in from Body
V <sub>F</sub>	Forward Vollage		1.6	2,0		2.2	3.0		2.2	3.0	A	2.4 1 <sub>F</sub> = 2	3.0 20mA	٧	I₁=10mA, Figures 2, 7, 12, 17
BVR	Reverse Breakdown Voltage	30	10		5.0			5.0			5.0			V	F <sub>R</sub> = 100μA
175	Luminous Efficacy	45. 38	. 55	-		147			570		1	- 665		Im/W	Note 3

the dominant wavelength, A<sub>d</sub> is derived from the CIE chromaticity diagram and represents the single wavelength which defines the color of the device.

3. Radiant intensity, I<sub>a</sub>, in walts/steredian, may be found from the equation I<sub>a</sub>=I<sub>b</sub>/r<sub>b</sub>, where I<sub>b</sub> is the luminous intensity in candeles and r<sub>b</sub> is the luminous ellicacy in lumens/watt.




Figure 1. Relative Intensity vs. Wavelength.

#### Red 5082-4100/4101




Figure 2. Forward Current va. Forward Voltage.




Figure 3. Relative Luminous Intensity vs. Forward Current.




Figure 4. Relativa Efficiency (Luminous Intensity per Unit Current) vs. Pesk Current,




Figure 5. Maximum Toterable Paak Current vs. Pulse Duration. (IDC MAX as per MAX Ratings)




Figure 6. Relative Luminous Intensity vs. Angular Displacement.

## High Efficiency Red 5082-4160




Figure 7. Forward Current ve. Forward Voltage.




Figure 8. Relative Luminous intensity vs. Forward Current.




Figure 9. Relative Efficiency (Luminous Intensity per Unit Current) vs. Peak Current,




Figure 10: Maximum Tolerable Peak Current vs. Pulse Duration: (IDC MAX as per MAX Ratings)




Figure 11. Relative Luminous Intensity vs. Angular Displacement.

#### Yellow 5082-4150




Figure 12. Forward Current vs. Forward Voltaga.




Figure 13. Relative Luminous Intensity vs. Forward Current.




Figura 14. Retative Efficiency (Luminous Intensity par Unit Current) vs. Peak Current.




Figure 15. Maximum Tolareble Peak Current vs. Pulse Duration. (IDC MAX as per MAX Retings)




Figure 16. Reletiva Luminoue intensity vs. Angular Displacement.

#### Green 5082-4190




Figure 17. Forward Current vs. Forward Voltage.




Figure 18. Relative Luminous Intensity vs. Forward Current.




Figure 19. Relativa Efficiency (Luminous Intensity per Unit Current) vs. Peak Current,




Figure 20. Maximum Tolerable Peak Current vs. Pulse Duration. (IDC MAX as per MAX Ratings)




Figure 21. Relative Luminous Intensity vs. Angular Displacement.




## 9 mm (0.35 INCH) AND 19 mm (0.75 INCH) LIGHT BAR MODULES

HIGH EFFICIENCY RED HLMP-2300 SERIES
YELLOW HLMP-2400 SERIES
GREEN HLMP-2500 SERIES

TECHNICAL DATA MARCH 1980

#### **Features**

- LARGE, BRIGHT, UNIFORM LIGHT EMITTING SURFACE Typical Luminous Stearance 260 cd/m² at 100mA Peak, 20mA Average Approximately Lambertlan Radiation Pattern
- SUITABLE FOR MULTIPLEX OPERATION LEO's In Either Parallel, Series or Parallel/ Series Connection
- CHOICE OF THREE COLORS High Efficiency Red Yellow Green
- CATEGORIZED FOR LIGHT OUTPUT
   Use of Like Chip Categories Yields a Uniform Oisplay
- EASILY MOUNTED ON P.C. BOARDS OR SOCKETS
   Single In-Line Package, Leads on Industry Standard 2.54mm (0.1 In.) Centers
  - I.C. Compatible Mechanically Rugged
- X-Y STACKABLE
   FLUSH MOUNTABLE
- EASY ALIGNMENT
- EXCELLENT ON-OFF CONTRAST



## **Applications**

- ILLUMINATED LEGENDS
- INDICATORS
- BAR GRAPHS
- LIGHTEO SWITCHES

## Description

The HLMP-2300/-2400/-2500 series light bar modules are 9mm (.35 inch) and 19mm (.75 inch) rectangular light sources designed for a variety of applications where a large, bright source of light is required. The -2300 and -2400 series devices utilize LED chlps which are made from GaAsP on a transparent GaP substrate. The-2500 series devices utilize chips made from GaP on a transparent GaP substrate.

#### Devices

Part No. HLMP	Color	Size of Emitting Area	Package Drawing
2300	1845 ESS Control Day	8.89mm x 3.81mm (.350 in. x .150 in.)	A
2350	High Efficiency Red	19.05mm x 3.81mm (.750 in, x .150 in.)	В
2400	Velland	8.89mm x 3.81mm (.350 in, x .150 in.)	A
2450	— Yellow :	19.05mm x 3.81mm (.750 in. x 150 tn.)	B (1)
2500	Cross	8.89mm x 3.81mm (.350 in/x .150 ln.)	A
2550	Green	19.05mm x 3.81mm (.750 ln. x .150 in.)	В

## **Absolute Maximum Ratings**

Average Power Dissipation Per LED Chip (TA=50°C)	Wm¢
Operating Temperature Range40°C to +8	85°C
Storage Temperature Range40°C to +8	85°C
Peak Forward Current Per LED Chip (TA=50°C)(2,3)	:0mA
(Maximum Pulse Width = 1.2	
DC Forward Current Per LED Chip (TA=50°C)(1,3)	0mA
Reverse Voltage Per LED Chip	6.0V
Lead Soldering Temperature [1.6mm (1/16 inch) below	
seating plane],260°C for 3 Section 1 Section 2 Sec	onds


NOTES: 1. Derate maximum DC current abova T<sub>A</sub>=50°C at 0.51 mA/°C per LED chip, see Figure 2.

See Figure 1 to establish pulsed operating conditions.


 For operation above TA=50°C, see the allowed deratings for higher temperatures shown in Figure 2.

For a Detailed Explanation on the Use of Data Sheet Information and Recommended Soldering Procedures, See Application Note 1005, Page 464.

#### Package Dimensions



## Internal Circuit Diagram



	FUNCTION	4911
PIN	A -2390/-2400 -2500	B -2350/-2450 -2550
1,	Cathode — a	Cathode a
2	Anode a	Anode — a
3	Cathode — b	Calhode b
4	Anode — b	Anode — b
5		Calhode — c
6		Anode — c
7		Calhode d
8		Anode — d

NOTES: 1. Dimensions in millimetres and (Inches).
2. Tolerancea ± .25 mm unless otherwise indicated,

# Electrical/Optical Characteristics at $T_A$ =25°C

#### HIGH EFFICIENCY RED HLMP-2300/-2350

Parameter		Symbol	Test Conditions	Min.	Тур.	Max.	Units
Luminous Intensity <sup>(4)</sup>	-2300	ly	100mA Pk=1 ol 5 Outy Factor		10		mcd
with All LED's	100	45	20mA DC	3	7	W	mcd
Illuminated	-2350	ly	100mA Pk: 1 of 5 Duty Factor		21		med
			20mA DC	7	15		med
Complete on the control of		λpeak	1.0	4	635		ņm
Dominant Wavelength(5)		λď			626		nm
Forward Voltage Per LED		VF	IF= 100mA IF= 20mA		2.5 1.9	3.5 2.6	V
Reverse Current Per LED		l <sub>R</sub>	VA=6V		10		μΑ
Temperature Coefficient of VF Po	er LED	ΔVF/°C	ÌF=100mA		-1.4		mV/°C
Thermal Resistance LED Junc	tion-to-Pin	R0J-FIN			150		*C/W/ LED

#### YELLOW HLMP-2400/-2450

Parameter		Symbol	Test Conditions	Min.	Тур.	Max.	Units
Luminous Intensity <sup>44</sup>	-2400	įγ	100mA Pk: 1 of 5 Duty Factor		8		med
with All LED's			20mA DC	2	5		med
Illuminated	-2450	ĺų	100mA Pk: 1 of 5 Duty Factor		18		med
uminated aak Wavelength			20mA DC	5	17		med
Peak Wavelength	100	λpeak			583		nm
Dominant Wavelength(5)		λď			585		กก
Forward Voltage Per LED		12-	IF=100mA		2.6	3.5	
TO Waid Vollage Fer LED		VF.	IF= 20mA		2.0	3.5 2.6	٧
Reverse Current Per LED		IR	VR=6V		10		μΑ
Temperature Coefficient of	VF Per LED	ΔVF/°C	IF=100mA		-1,1		mV/°C
Thermal Resistance LED	Junction-to-Pin	Reu-PIN			150		°C/W/ LED

#### GREEN HLMP-2500/-2550

Parameter		Symbol	Test Conditions	Min.	Тур.	Max. Units
Luminous intensity <sup>(A)</sup>	-2500	ĺγ	100mA Pk: 1 of 5 Duty Fector		6	med
with All LED's	-2500 -2550		20mA DC	1.5	3.5	med
Illuminated	-2550	lý	100mA Pk: 1 of 5 Duty Factor		13	med
			20mA DC	3.5	7.5	med
Peak Wavelength		), peak			565	nm
Dominant Wavelength <sup>(5)</sup>	*	λd			572	nm
Forward Voltage Per LED		Ver	IF=100mA		2.7	3.6
Torwerd voilege Fer thes		VF	IF= 20mA		2.1	2,6
Reverse Current Per LED		la l	VR=6V		10	μА
Temperature Coefficient of VF P	er LED	ΔVF/°C	₹=100mA		-1.1	mV/°C
Thermal Resistance LED June	tion-to-Pin	Røj-Pin			150	C/W/

NOTES: 4. Each device is categorized for luminous intensity with the intensity category designated by a tetter located on the right hand side of the package.

5. The dominant wavelength, A<sub>0</sub>, is derived from the CIE chromaticity diagram and is that single wavelength which defines the color of the device.

#### Electricat

The HLMP-2300/-2400/-2500 series of light bar devices are composed at two or four light emitting diodes, with the light from each LED optically scattered to form an evenly illuminated light emitting surface. The LED's have a large area P-N junction ditused into the epitaxial layer on a GaP transparent substrate.

The anode and cathode of each LED is brought out by separate pins. This universal pinout arrangement allows for the wining of the LED's within a device in any of three possible configurations; parallel, series, or series/parallel.

These light bar devices are designed for strobed operation at high peak currents. The hypical forward voltage values, scaled from Figure 4, should be used for calculating the current limiting resistor values and typical power dissipation. Expected maximum VF values for the purpose of driver circuit design and maximum power dissipation may be calculated using the following VF models:

$$V_F = 2.2V + I_{PEAK} (13\Omega)$$

$$V_F = 1.9V + loc (23.3\Omega)$$

For IPEAK ≥ 30mA




Figure 1. Maximum Allowed Peak Current vs. Pulse Duration




Figure 3. Relative Efficiency Luminous Intensity per Unit Current) vs. Peak LED Current.




Figure 4. Peak Forward Current per LED vs. Peak Forward Voltage.

#### Ootical

The radiation pattern for these light bar devices is approximately Lambertian. The luminous sterance may be calculated using one of the two following formulas:

$$L_V(cd/m^2) = \frac{I_V(cd)}{A(m^2)}$$

$$Ly(footiamberts) = \frac{\pi I_{V}(cd)}{A(ft^{2})}$$

SIZE OF	AF	REA
EMITTING SURFACE	SQ. METRES	SQ. FEET
8.89mm x 3.81mm	33.87 x 10°*	364.58 x 10 <sup>-6</sup>
19.05mm x 3.81mm	72.58 x 10 <sup>-4</sup>	781.25 x 10°°




Figure 2. Maximum Allowable DC
Current per LED vs. Ambient
Temperature, Deratings
Based on Maximum Allowable Thermal Resistance
Values, LED Junction toAmbient on a per LED Basis,
TJMAX=100°C.




Figure 5. Relative Luminous Intensity vs. DC Forward Current.



# LED LIGHT BAR MODULES SINGLE, TWIN, & QUAD ARRANGEMENTS

HIGH EFFICIENCY RED HLMP-2600 SERIES
YELLOW HLMP-2700 SERIES
GREEN HLMP-2800 SERIES

TECHNICAL DATA MARCH 1980

#### **Features**

 LARGE, BRIGHT, UNIFORM LIGHT EMITTING SURFACE

Typical Luminous Sterance 160 cd/m<sup>2</sup> at 60 mA Peak, 20 mA Average Approximately Lambertian Radiation Pattern

- SUITABLE FOR MULTIPLEX OPERATION LED's In Either Parallel, Series or Parallel/ Series Connection
- CHOICE OF THREE COLORS High Efficiency Red Yellow Green
- CATEGORIZED FOR LIGHT OUTPUT Use of Like Chip Categories Yields a Uniform Display
- EASILY MOUNTED ON P.C. BOARDS OR SOCKETS


Industry Standard 7.62 mm (0.3 ln.) DIP Leads on 2.54 mm (0.100 ln.) Centers I.C. Compatible Mechanically Rugged


- X Y Stackable
- . FLUSH MOUNTABLE
- EASY ALIGNMENT
- EXCELLENT ON-OFF CONTRAST

## Description

The HLMP-2600/-2700/-2800 series light bar modules are rectangular light sources designed for a variety of applications where a large, bright source of light is required. These modules are configured in packages that contain either a single, twin or quad light emitting surface arrangement. The -2600 and -2700 series devices utilize LED chips which are made from GaAsP on a transparent GaP substrate. The -2800 series devices utilize chips made from GaP on a transparent GaP substrate.

## Devices





## **Applications**

- ANNUNCIATORS WITH ILLUMINATED LEGENDS
- BACKLIGHTED FRONT PANELS
- FRONT PANEL INDICATORS
- BAR GRAPHS
- LIGHTED SWITCHES
- EDGE LIGHT PANELS


## **Absolute Maximum Ratings**

Average Power Dissipation Per LED Chip (T <sub>A</sub> = 50°C) 93	m₩
Operating Temperature Range ,40°C to +8	5°C
Storage Temperature Range40°C to +8	5°C
Peak Forward Current Per LED Chip (TA = 50° C)[3,5]	mΑ
(Maximum Pulse Width ≥ 2.0	ms)
Time Average Forward Current Per LED Chip	
Pulsed Conditions <sup>(4)</sup>	mΑ
DC Forward Current Per LED Chip (HLMP-2700 Series)	
$(T_A = 50^{\circ}C)^{(2)}$	mΑ
DC Forward Current Per LED Chip (HLMP-2600/-2800	
Series) (T <sub>A</sub> = 50°C) <sup>[1]</sup>	mΑ
Reverse Voltage Per LED Chip ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	3.0V
Lead Soldering Temperature [1.6 mm (1/16 inch) below	
seating plane!	nds

#### NOTES:


- Derate meximum DC current above TA = 50° C at 0.57 mA/° C per LED ch(p, see Figure 2.
- Derate meximum DC current above 58°C at 0.56 mA/°C per LED chip, see Figure 2.
- See Figure 1 to establish pulsed operating conditions.
- Derate maximum (Avg current above T<sub>A</sub> = 50°C at 0.40 mA average/°C per LED chip, see Figure 2.
- For operation above T<sub>A</sub> = 50° C, see the allowed deratings for higher temperatures shown in Figures 2 and 3.

### Package Dimensions



OTES: OUTSIDE WALL THICKNESS 0.508 (0.020) TYPICAL ALL PACKAGES DIMENSIONS IN INCHES AND (MILLIMETRES).

## Internal Circuit Diagrams



#### Pin Function

PINT	FUNC	TION F
3	A, B	C, D, E, F
1 '	CATHODE a	CATHODE
2	ANODE a	ANODE a /
3	ANODE 6	ANODE 6
4	CATRODE 6	CATHODE 5
5	CATHODE ¢	CATHODE c
6	ANODEc	ANODEc
7	ANODE d	ANODE d
8	CATHODE d	CATHODE d
9.	1.37	CATHODE è
10	m 589.	ANODE
11	1. F. (1997)	ANODEY
12 "		CATHODE
13	770	CATHODE'S
14		ANODE
15		ANODER
16	7878	CATHODE h

# Electrical/Optical Characteristics at T<sub>A</sub>=25°C HIGH EFFICIENCY RED HLMP-2600 SERIES

Parameter		Symbol	Min.	Тур.	Max.	Units	Test Conditions							
	0000			16		med	60 mA Pk: 1 of 3 Duty Factor							
	-2655	1 <sub>V</sub>	6	14		med	20 mA DC							
	-2600	, ,		8		med	60 mA Pk: 1 of 3 Duty Factor							
	-2000	1 <sub>v</sub>	3	7		med	20 mA DC							
	0005			32		med	60 mA Pk: 1 of 3 Duty Factor							
Luminous Intensity <sup>(6)</sup> Per Light Emitting	-2685	ly	12	28		med	20 mA DC							
Surface Area	0070			16		med	50 mA Pk; 1 of 3 Duty Factor							
	-2670	1 <sub>V</sub>	6	10		mod	20 mA DC							
	2000			8		mod	60 mA Pk: 1 of 3 Duty Factor							
	-2620	ly .	3	7		mod	20 mA DC							
	none.			16		med	60 mA Pk: 1 of 3 Duty Factor							
	-2635	lv l	6	10	į	mod	20 mA DC							
Peak Wavelength		λpeak									635		пm	
Dominant Wavelength <sup>(7)</sup>		λα		626		nm								
Forward Voltage Per LED Reverse Current Per LED Thermal Resistance LED Junction-to-Pin		٧۶		2.1	2.6	V	I <sub>F</sub> = 20 mA							
		la la		10		μА	V <sub>R</sub> = 6V							
		Rø↓∙PIN		150		°C/W/ LED Chip								

#### YELLOW HLMP-2700 SERIES

Parameter	Parameter		Min.	Тур.	Max.	Units	Test Conditions					
	Africa			12		med	60 mA Pk: 1 of 3 Duty Factor					
	-2755	- ty	5.4	10		med	20 mA DC					
	-2700	ą,		6		med	60 mA Pk; 1 of 3 Duty Factor					
	-2100	10	2.7	5	}	mod	20 mA DC					
	-2785	10		24	į	med	60 mA Pk; 1 of 3 Duty Factor					
Luminous Intensity * Per Light Emitting	-2700	10	10.8	20		med	20 mA DC					
Surface Area	-2785			12		med	60 mA Pk: 1 of 3 Duty Factor					
	-2109	l ly	5,4	10		med	20 mA DC					
	-2720	ły		6		med	60 mA Pk: 1 of 3 Duty Factor					
			2.7	5		med	20 mA DC					
	2726			12		med	60 mA Pk: 1 of 3 Duty Factor					
	-2735	lv	5.4	10		med	20 mA DC					
Peak Wavelength		λρeak		583		nm						
Dominant Wavelength 7)		λα	λα	λα	λα	λα			585		กท	
Forward Vollage Per LED Reverse Current Per LED Thermal Resistance LED Junction-to-Pin		Ve		2.2	2.6	V	Ig = 20 mA					
		IR		10		μА	Va = 6V					
		RθJ≂PIN		150		°C/W/ LED Chip						

# Electrical/Optical Characteristics at T<sub>A</sub>=25°C GREEN HLMP-2800 SERIES

Parameter	,	Symbol	Min.	Typ.	Max.	Units	Test Conditions
3	0055			10	5.	mcð	60 mA/Pk: 1 of 3 Duty Factor
	-2855	ly	5	7		med	20 mA DC
	0.000			5		mcd .	60 mA Pk: 1 of 3 Duty Factor
· ***	-2800	ļ ļų	2.5	3.5	1910	mcd	20 mA DC
	0000			20		mcd	60 mA Pk: 1 of 3 Duty Factor
Luminous Intensitying	-2885	l <sub>v</sub>	10	14	239	mcd	20 mA DC
Per Light Emitting Surface Area	5070			10	100	med	60 mA Pk: 1 of 3 Duty Factor
337 111	-2870	ły	5	7		mcd	20 mA DC
	0000	ų Į		5	*	mcd.	60 mA Pk: 1 of 3 Duty Factor
	-2820		2.5	3,5	2.美生	mçd ,	20 mA DC
	anor			10		med	60 mA Pk: 1 of 3 Duty Factor
	-2835	έν	5	7		mcel	20 mA DC
Peak Wavelength	The second	Аревк		565	3	nm	
Dominant Wavelength-7		λα		572	7.7	ព៣	
Forward Voltage Per LE	orward Voltage Per LED			2.2	2.6	V	I <sub>F</sub> = 20 mA
Reverse Current Per LED Thermal Resistance LED Junction-to-Pin		In .		10		μА	V <sub>R</sub> = 6V
		ReJ⊸PIN		150		°C/W/ LED Chip	

#### Notes:

#### Electrical

The HLMP-2600/-2700/-2800 series of light bar devices are composed of four or eight light emitting diodes, with the light from each LED optically scattered to form an evenly illuminated light emitting surface. The LED's have a P-N junction diffused into the epitaxial layer on a GaP transparent substrate.

The anode and cathode of each LED is brought out by separate pins. This universal pinout arrangement allows for the wiring of the LED's within a device in any of three possible configurations; parallel, series, or series/parallel.

The typical torward voltage values, scaled from Figure 4, should be used for calculating the current limiting resistor values and typical power dissipation. Expected maximum VF values for the purpose of driver circuit design and maximum power dissipation may be calculated using the following VF models:

$$V_F = 1.8V + I_{PEAK} (40\Omega)$$
  
For  $I_{PEAK} \ge 20\text{mA}$   
 $V_F = 1.6V + I_{DC} (50\Omega)$   
For  $5\text{mA} \le I_{DC} \le 20\text{mA}$ 

#### Optical

The radiation pattern for these light bar devices is approximately Lambertian. The luminous sterance may be calculated using one of the two following formulas:

$$L_{V}\left\langle cd/m^{2}\right\rangle =\ \frac{I_{V}\left(cd\right)}{A\left(m^{2}\right)}$$

$$L_v$$
 (footlamberts) =  $\frac{\pi l_v (cd)}{A (ft^2)}$ 

Size of Light Emitting Surface	Area							
Area	Sq. Metres	Sq. Feet						
8.89 mm x 8.89 mm	67.74 x 10 <sup>-6</sup>	729.16 x 10 <sup>-6</sup>						
8.89 mm x 3.81 mm	33.87 x 10 <sup>-6</sup>	364,58 x 10 <sup>-6</sup>						
8.89 mm x 19.05 mm	135,48 x 10 <sup>-6</sup>	1458.32 x 10 <sup>-6</sup>						
3 81 mm x 19.05 mm	$72.58 \times 10^{-6}$	781.25 x 10 <sup>-8</sup>						

<sup>5.</sup> These devices are categorized for luminous intensity with the intensity category designated by a letter located on the right hand side of the package.

<sup>7.</sup> The dominant wavelength, Ad, is derived from the CIE chromaticity diagram and is that single wavelength which defines the color of the device.

Refresh rates of 1 kHz or faster provide the most efficient operation resulting in the maximum possible time average luminous intensity.

The time average luminous intensity may be calculated using the relative efficiency characteristic of Figure 3,  $\eta_{\rm IPEAK}$ , and adjusted for operating ambient temperature. The time average luminous intensity at  $T_A=25^{\circ}{\rm C}$  is calculated as follows:

$$I_v$$
 TIME AVG \*\*  $\left[\frac{I_{AVG}}{20mA}\right]$   $(\eta_{|PEAK})$   $(I_v$  Data Sheet)

Example: For HLMP-2735 series

$$\eta_{\rm IPEAK} = 1.18$$
 at  $\rm IPEAK = 48$  mA

$$l_v$$
 time avg =  $\left[\frac{12mA}{20mA}\right]$  (1.18) (10 med) = 7 med

The time average luminous intensity may be adjusted for operating ambient temperature by the following exponential equation:

$$I_V(T_A) = I_V(25^{\circ}C) e^{|K|T_A - 25^{\circ}C_1|}$$

Device	К
-2600 Series	-0.0131/° C
-2700 Series	-0.0112/° C
-2800 Saries	-0.0104/° C

Example:  $I_V (80^{\circ} \text{ C}) = (7 \text{ mod}) \text{ e}^{[-0.0112](60-251]} = 3.8 \text{mod}$ 

#### Mechanical

These devices are constructed utilizing a lead frame in a DIP package. The LED dice are attached directly to the lead frame. Therefore, the cathode leads are the direct thermal and mechanical stress paths to the LED dice. The absolute maximum allowed junction temperature, TJ MAX, is 100°C. The maximum power ratings have been established so that the worst casa VF device does not exceed this limit. For most reliable operation, it is recommended that the device pin-to-ambient thermal resistance through the PC board be less than 250°C/W/LED. This will then establish a maximum thermal resistance LED junction-to-ambient of 400°C/W/LED.

These light bar devices may be operated in ambient temperatures above  $+60^{\circ}$ C without derating when installed in a PC board configuration that provides a thermal resistance to ambient value less than 250° C/W/LED. See Figure 5 to determine the maximum allowed thermal resistance for the PC board,  $R\theta_{PC-A}$ , which will permit nonderated operation in a given ambient temperature.

To optimize device optical performance, specially developed plastics are used which restrict the solvents that may be used for cleaning. It is recommended that only mixtures of Freon (F113) and alcohol be used for vapor cleaning processes, with an immersion time in the vapors of less than two (2) minutes maximum. Some suggested vapor cleaning solvents are Freon TE, Genesolv DI-15 or DE-15, Arklone A or K. A 60°C (140°F) water cleaning process may also be used, which includes a neutralizer rinse (3% ammonia solution or equivalent), a surfactant rinse (1% detergent solution or equivalent), a hot water rinse and a thorough air dry. Room temperature cleaning may be accomplished with Freon T-E35 or T-P35, Ethanol, isopropanol or water with a mild detergent.




Figure 1. Maximum Altowed Peak Current vs. Pulse Duration.




Figure 2, Maximum Alloweble Average Current per LED vs. Amblent Temperature. Deretings Based on Maximum Alloweble Thermal Reststance Values, LED Junction-to-Amblent on e Per LED Basis.

TJ MAX = 190°C.




Figure 3. Maximum Allowebie DC Current per LED vs.
Ambient Tempeleture, Deretings Based on
Maximum Allowebie Thermal Resistance Values,
LED Junction-to-Ambient on a Par LED Basis,
T.I MAX = 100°C.




Figure 4. Relative Efficiency (Luminous Intensity per Unit Current) vs. Peek LED Current.




Figure 5. Forward Current vs. Forward Voltage Characteristics,




Figure 6. Relative Luminous Intensity vs. DC Forward Current,


For a Detailed Explanation on the Use of Data Sheet Information and Recommended Soldering Procedures, See Application Note 1005, Page 464.



## COMMERCIAL LIGHT EMITTING DIODES

5082-4850 5082-4855 5082-4484 5082-4494

TECHNICAL DATA MARCH 1980



#### **Features**

- LOW COST: BROAD APPLICATION
- LONG LIFE: SOLID STATE RELIABILITY
- LOW POWER REQUIREMENTS: 20mA @ 1.8V
- HIGH LIGHT OUTPUT
   0.8 mcd TYPICAL FDR 5082-4850/4484
   1.4 mcd TYPICAL FDR 5082-4855/4494
- WIDE VIEWING ANGLE
- . REO DIFFUSED LENS

### Description

The 5082-4850/4855 and 5082-4484/4494 are Gallium Arsenide Phosphide Light Emitting Diodes intended for High Volume/Low Cost applications such as indicators for appliances, automobile instrument panels and many other commercial uses.

The 5082-4850/4855 are T-1% lamp size, have red diffused lenses and can be panel mounted using mounting clip 5082-4707.

The 5082-4484/4494 are T-1 lamp size, have red diffused lenses and are ideal where space is at a premium, such as high density arrays.

## Absolute Maximum Ratings at $T_A = 25$ °C

Power Dissipation 100mW
DC Forward Current (Derate linearly from 50° C at 0.2mA/° C)
Peak Forward Current
Operating and Storage Temperature Range55°C to +100°C
Lead Soldering Temperature

# Electrical Characteristics at TA=25°C

P Lat	2	5082-4850				5082-4855			5082-4	484		5082-4	494	Units	Test Conditions	
Symbol	Parameters	Min.	Тур,	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	- Dillica	}	
ly	Luminous Intensity		0.8		0.8	1.4			8.0		8,0	1.4		med	1p = 20mA	
ybeak.	Wavelength		655			655			655			655		nm	Measurement at Peak	
Tg	Speed of Response		10			10			10			10		ns		
С	Capacitance		100			100			100			100		pΕ	Vp = 0, f = 1MHz	
VF	Forward Voltage		1,6	2.0		1,6	2.0		1.6	2.0		1,6	2.0	٧	IF = 20mA	
BVR	Raverse Breakdown Voltaga	3	10		3	10		3	10		3	10.		v	i <sub>El</sub> = 100μΑ	
θJC	Thermal Resistance		100			100			100			100		°c/w	Junction to Cathode Lead	




Figure 1. Forward Current Versus Forward Voltage Characteristic For 5082-4859/ 4855/4484/4494.




Figure 3. Relative Lummous Intensity Versus Angular Displacement For 5082-4484/4494.




Figure 2. Relative Luminous Intensity Versue Angular Displacement For 5082-4850/4855,




Figure 4. Relative Luminous Intensity Versus Forward Current For 6082-4850/ 4855/4484/4494.



## SOLID STATE LAMPS

5052 4415

5082-4403 5082-4415 5082-4440 5082-4444 5082-4880 SERIES

TECHNICAL DATA MARCH 1980

#### **Features**

- EASILY PANEL MOUNTABLE
- HIGH BRIGHTNESS OVER A WIDE VIEWING ANGLE
- RUGGED CONSTRUCTION FOR EASE OF HANDLING
- STURDY LEADS ON 2.54mm (0.10 in.)
   CENTERS
- IC COMPATIBLE/LOW POWER CONSUMPTION
- LONG LIFE

### Description

The 5082-4403, -4415, -4440, -4444 and the -4880 series are plastic encapsulated Gallium Arsenide Phosphide Light Emitting Diodes. They radiate light in the 655 nenometer (red light) region.

The 5082-4403 and -4440 are LEDs with a red diffused plastic lens, providing high visibility for circuit board or panel mounting with a clip.


The 5082-4415 and -4444 have the added feeture of a 90° lead bend for edge mounting on circuit boards.

The 5082-4880 series is available in three different lens configurations. These are Red Diffused, Clear Diffused, and Clear Non-Diffused.

The Red Diffused lens provides an excellent off/on contrest ratio. The Clear Non-Diffused lens is designed for applications where a point source is desired. It is particularly useful where the light must be focused or diffused with external optics. The Clear Diffused lens is useful in masking the red color in the off condition.

#### LED SELECTION GUIDE

MINIMUM	LONG LEAD (UNBENT)									
LIGHT OUTPUT (mcd)	Red Diffused Lens	Clear Non- Diffused Lens	Clear Diffused Lens							
0.5 1.0 1.6	5082-4880 5082-4881 5082-4882	5082-4883 5082-4884 5082-4885	5082-4886 5082-4887 5082-4888							
	:	SHORT LEAD	)							
0.3 0.8	5082-4440 5082-4403	UN	BENT							
0.3 0.8	5082-4444 5082-4415	. 8	ENT							



DIMENSIONS IN MILLIMETRES AND INCHES

5082-4403

CATHODE DENTIFICATION

\*\*\*BASE PLASTIC

\*\*\*SOII (2001)

\*\*\*SOI


## Maximum Ratings at TA=25°C

DC Power Dissipation100 mW
DC Forward Current
Peak Transient Forward Current 1 Amp
(1µsec pulse width, 300 pps)
Isolation Voltage (between lead and base) 300 V
Operating end Storage
Temperature Range
Lead Soldering Temperature 230°C for 7 sec

# Electrical Characteristics at T<sub>A</sub>=25°C

			082-44 082-44		_	082-4 082-4		5	082-4 082-4 082-4	883	5	082-41 082-41 082-41	384	50	082-41 082-41 082-41	385		Test	
Symbol	Symbol	Parameter	Min.	Typ.	Max.	Min.	-Тур.	Max.	Min.	Тур	Maxa	Min.	Тур.	Max.	Min.	Тур,	Max,	Units	Conditions
ly	Luminous Intensity	0.8	1,2		0.3	0.7		0.5	8,0		1,0			1.6	1.8		med	1 <sub>F</sub> = 20mA	
<sup>A</sup> PEAK	Wavelength		655			655			655			655			655		пm	Measurement at Peak	
Ts	Speed of Response		15			15			15			15			15		ns		
C	Capacitance		100			100			100			100		-	100		pF		
g 1C	Thermal Resistance		87			87			100			100			100		°C/W	Junction to Cathode Lea	
٧F	Forward Voltage		1.6	2.0		1.6	2.0		1.6	2.0	12.	1,6	2.0		1:5,	(2)0	٧	1 <sub>F</sub> = 20mA	
BVR	Reverse Break down Voltage	3	10		3	10		3	10	*	3	10		3	1,0		V	I <sub>R</sub> ≈ 100µA	

#### TYPICAL RELATIVE LUMINOUS INTENSITY VERSUS ANGULAR DISPLACEMENT





## SOLID STATE LAMPS

5082-4480 SFRIES

TECHNICAL DATA MARCH 1980

#### **Features**

- HIGH INTENSITY: 0.8mcd TYPICAL
- WIDE VIEWING ANGLE
- SMALL SIZE T-1 DIAMETER 3.18mm (0.125")
- IC COMPATIBLE
- RELIABLE AND RUGGED

#### Description

The 5082-4480 is a series of Gallium Arsenide Phosphide Light Emitting Diodes designed for applications where space is at a premium, such as in high density arrays.

The 5082-4480 series is available in three lens configurations.

5082-4480 — Red Diffused lans provides excellent on off contrastratio, high axial luminous intensity, and wide viewing angle.

5082-4483 — Same as 5082-4480, but Clear Diffused to mask red color in the "off" condition.

5082-4486 — Clear Non-Diffused plastic lens provides a point source. Useful when illuminating external lens, annunciators, or photo-detectors.

## Maximum Ratings at T<sub>4</sub>=25°C

DC Power Dissipation 100mw
DC Forward Current, 50mA (Derate linearly from 50°C et 0,2mA/°C)
Peak Forward Current 1 Amp
Operating and Storage
Temperature Range55°C to +100°C

Lead Soldering Temperature ...... 230°C for 7 sec.

Electrical Characteristics at T<sub>A</sub> = 25°C

1.15 (.125) 2.57 (.105) PLASTIC 3.43 (.135) 2.52 (.135)	)
5.10 (.240) 5.08 (.200)	4.70 (.785) 4.79 (.165)
1.02	
24.13 (0.95) 25.40 (1.00) MIN.	
CATHODE	
2.79 (.11) 2.29 (.00)	
0.64 (.025) 0.38 (015)	
NOTES: 1. ALL DIMENSIONS ARE IN MILLIMETRES 2. SILVER PLATED LEADS. SEE APPLICATION BULLETIN 3.	
3. AN EPOXY MENISCUS MAY EXTEND ABOUT (.040") DOWN THE LEADS.	JT 1mm (,

PART NO.	LENS CONFIGURATION
5082-4480	Red Diffused
5082-4483	Untinted Offsed
5082-4486	Clear Plastle

Symbol	Parameters		5082-448 5082-448 5082-448	3	Units	Test Conditions	
		Min.	Тур,	Max.			
I <sub>V</sub>	Luminous Intensity	0.3	0.8		med	I <sub>F</sub> = 20mA	
λρεΑΚ	Wavelength		655		nm	Measurement at Peak	
T <sub>s</sub>	Speed of Response		15	-	ns		
C	Capacitance		100		pF	$V_F = 0$ , $f = 1 MHz$	
₿ <sub>JC</sub>	Thermal Resistance		270		°C/W	Junction to Cathode Lead	
V <sub>F</sub>	Forward Voltage		1.6	2.0	V	1 <sub>p</sub> = 20mA	
BVR	Reverse Breakdown Voltage	3	10	1	V	I <sub>R</sub> = 10μA	

#### 5082-4480 AND 5082-4483




Figure 1. Reletive Luminons Intensity vs. Angular Displacement.





Figure 2. Relative Luminous Intensity vs. Angular Displacement.



FORWARD CURRENT - VOLTAGE CHARACTERISTICS

Figure 3. Forward Current vs. Voltage Characteristic.




Figure 4. Luminous Intensity vs. Forward Correct (Ip).




# LOW PROFILE SOLID STATE LAMPS

5082-4487 5082-4488

TECHNICAL DATA MARCH 1980

#### **Features**

- LOW COST: BROAD APPLICATION
- LOW PROFILE: 4.57mm (0.18") LENS HEIGHT TYPICAL
- HIGH DENSITY PACKAGING
- LONG LIFE: SOLID STATE RELIABILITY
- LOW POWER REQUIREMENTS: 20mA @ 1.6V
- . HIGH LIGHT OUTPUT: 0.8mcd TYPICAL



### Description

The 5082-4487 and 5082-4488 are Gallium Arsenide Phosphide Light Emitting Diodes for High Volume/Low Cost Applications such as indicators for calculators, cameras, appliances, automobile Instrument panels, and many other commercial uses.

The 5082-4487 is an untinted non-diffused, low profile T-1 LED lamp, and has a typical light output of 0.8 mcd at 20 mA.


The 5082-4488 is an untinted non-diffused, low profile T-1 LED lamp, and has a guaranteed minimum light output of 0.3 mcd at 20 mA.

### Absolute Maximum Ratings at T<sub>A</sub> = 25°C

**	
DC Power Dissipation	1
DC Forward Current [Derate linearly from 50°C at 0.2mA/°C]	1
Peak Forward Current [1µsec pulse width, 300 pps]	5
Operating and Storage Temperature Range	)
Lead Soldering Temperature	

# Electrical/Optical Characteristics at T<sub>A</sub>=25°C

Symbol	Parameters	5082 4487			5082 4488				
		Min,	Тур.	Max.	Min.	Тур.	Max.	Units	Test Conditions
ly	Luminous Intensity		0.8		0,3	8.0		mcd	I <sub>F</sub> = 20mA
λ <sub>PEAK</sub>	Wavelength		655			655		nm	Measurement at Peak
τ,	Speed of Response		10			- 10		ns	
С	Capacitance	1	100			100		рF	V <sub>P</sub> = 0, f = 1MH:
VF	Forward Voltage	700	1.6	2,0		1.6	2.0	V	i <sub>F</sub> = 20mA
BVR	Reverse Breakdown Voltage	3	10		3	10		V	i <sub>R</sub> = 100µA



Figurs 1. Typical Forward Current Versus Voltage Characteristic.




Figure 2. Typical Luminous Intensity Versus Forward Current,




Figure 3. Typical Relative Luminous Intensity Varsus Angular Displacement.



## MATCHED ARRAYS OF SUBMINIATURE RED SOLID STATE LAMPS

3 - ELEMENT • HLMP - 6203

4-ELEMENT - HLMP- 6204

5 - ELEMENT • HLMP - 6205


TECHNICAL DATA MARCH 1980

#### **Features**

- EXCELLENT UNIFORMITY BETWEEN ELEMENTS AND BETWEEN ARRAYS
- EASY INSERTION AND ALIGNMENT
- VERSATILE LENGTHS 3,4,5 ELEMENTS
- END STACKABLE FOR LONGER ARRAYS
- COMPACT SUBMINIATURE PACKAGE STYLE
- NO CROSSTALK BETWEEN ELEMENTS


### Description

The HLMP-62XX Series arrays are comprised of several Gallium Arsenide Phosphide Red Solld State Lamps molded as a single bar. Arrays are tested to assure uniformity between elements and matching between arrays. Each element has separately accessible leads and a red diffused lens which provides e wide viewing angle and a high on/off contrast ratio. Center-to-center spacing is 2.54mm (.100 in.) between elements and arrays are end stackable on 2.54mm (.100 in.) centers.



# Absolute Maximum Ratings/Element at T<sub>A</sub>=25°C

## Package Dimensions



## Electrical Specifications/Element at TA=25°C

Symbol	Description	Min.	Тур,	Max.	Units	Test Conditions	Figure
1 <sub>V</sub>	Axial Luminous Intensity	.5	1.0		med	I <sub>F</sub> = 10 mA; Note 1	2
2θ <sub>f/2</sub>	Included Angle Between Half Luminous Intensity Points		45		Deg.	Note 2	5
λ <sub>PEAK</sub>	Peak Wavelength		655		nm	Measurement @ Peak	
$\lambda_{el}$	Dominant Wavelength	1	640		nm	Note 3	
T <sub>S.</sub>	Speed of Response	7	15	-	ns		
С	Capacitance		100		pF	V <sub>F</sub> = 0; f = 1 MHz	3.34
∂JC	Thermat Resistance		125	*	°C/W	Junction to Cathode Lead at .79mm(.631in)from the body	
VF	Forward Voltage		1,5	2.0	V	1 <sub>F</sub> = 10 mA	1
BVR	H verse Breakdown Voltine	3	10		٧	1g = 100 μA	
ηv	Luminous Efficacy		55		Im/W	Note d	

#### Notes:

- 1. Arrays categorized for luminous intensity.
- 2.  $\theta_{1/2}$  is the off-existengle at which the luminous intensity is half the axial luminous intensity.
- Dominant wavelength, \(\lambda\_{\text{dr}}\) is derived from the CIE Chromaticity Diagram and is that single wavelength which defines the color of the device.
- 4. Radiant Intensity, I<sub>e</sub>, in watts/steradien, may be found from the equation I<sub>e</sub> =  $I_{V}/\eta_{Vc}$  where I<sub>V</sub> is the luminous intensity in candelas and  $\eta_{V}$  is the luminous efficacy in lumens/watt.




Figure 1. Forward Current vs. Forward Volfage.




Figure 2. Relative Luminous intensity vs. DC Forward Current.




Figure 3. Relative Efficiency (Luminous intensity per Unit Current) vs. Peak Current.




Figure 4. Maximum Toterable Peak Current vs. Pulse Duration. (I<sub>DC</sub> MAX as per MAX Ratinge).




Figure 5. Relative Luminous intensity vs. Angular Dieplacement,




## 5 VOLT LED RESISTOR LAMPS

HIGH EFFICIENCY RED • HLMP-3600 YELLOW • HLMP-3650 GREEN • HLMP-3680

TECHNICAL DATA MARCH 1980

#### **Features**

- INTEGRAL CURRENT LIMITING RESISTOR
- INTEGRAL REVERSE PROTECTION DIODE
- TTL COMPATIBLE: REQUIRES NO EXTERNAL CURRENT LIMITER WITH 5 VOLT SUPPLY
- COST EFFECTIVE: SPACE SAVING
- PANEL MOUNTABLE T-1% PACKAGE
- WIRE WRAPPABLE LEADS
- WIDE VIEWING ANGLE





#### Description

The HLMP-3600 series lamps contain an integral current limiting resistor and reverse current protection diode in series with the LED. This allows the lamp to be driven from a 5 volt source without the need for an external current limiter. The -3600 and -3650 lamps utilize LED chips which are made from GaASP on a fransparent GaP substrate, The -3680 lamp utilizes an LED chip made from GaP on a transparent GaP substrate. These T-1¼ lamps are diffused to provide wide off-axis viewing and may be front panel mounted using the 5082-4707 clip and ring. The leads are wire wrappable.

#### Absolute Maximum Ratings


(TA = 25°C unless otherwise specified)

DC Forward Voltage (TA = 25°C 11 7.5\
Reverse Voltage 20\
Operating Temperature Range40°C to 85°C
Storage Temperature Range40°C to 85°C
Lead Soldering Temperature 260°C for 5 sec
[1.6 mm (0.063 Inch) from body]

Notes

Derate from T<sub>A</sub> = 50°C at 0.071V/°C. See Figure 3.

## Package Dimensions



# Electrical/Optical Characteristics at TA=25°C

Symbol	Parameter	Device HLMP-	Min.	Тур.	Max.	Units	Test Conditions
lv	Axial Luminous Intensity <sup>[4]</sup>	3600 3650 3680	1.0 1.0 0.8	2.4 2,4 1.8		mcd	V <sub>F</sub> = 5 Volts
201/2	Included Angle Between Half Luminous Intensity Points	All		90			Note 1 (See Figure 4)
λPesk	Peak Wavelength	3600 3650 3680		635 585 565	*	nm	Measurement at Peak
λα	Dominant Wavelength	3600 3650 3680		626 585 572		ពក	Note 2
RØJ-PIN	Thermal Resistance	All		90		°C/W	Junction to Lead at 3 mm from Body
le	Forward Current	3600 3650 3680		10 10 12	15 15 15	mA	V <sub>F</sub> = 5 Volts
la	Reverse Current	- All			10	μA	V <sub>R</sub> = 12 Volts
ην	Luminous Efficacy	3650 3650 3650		147 570 665		m/W	Note 3

1.  $\theta_{1/2}$  is the off-existencie of which the luminous intensity is half the exist luminous intensity.

2. The dominent wevelength, \(\lambda\_i\) is derived from the CIE chrometicity diagram and represents the eingle wevelength which defines the color of the device.

3. Radient Intensity, is, in waits/steredien, may be found from the equation is = Iv/1/2, where Iv is the luminous intensity in candeles and 1/2 is the luminous efficecy in lumens/watt. k -0.0131/°C -0.0112/°C -0.0104/°C

4. The luminous intensity may be adjusted for operating ambient temperature by the following exponential equation: ly (T<sub>A</sub>) = ly (25°C) e<sup>(k-T<sub>A</sub> - 25°C)</sup>




Figure 1. Reletive Luminous Intensity vs. Applied Forward Voltage




Figure 2. Forward Current vs. Applied Forward Voltege




Figure 3, Max. Allowed Applied Forward Voltage vs. Ambient Temp.




Figure 4. Reletive Luminaus Intensity vs. Angular Displacement



## RED 5 AND 12 VOLT LED RESISTOR LAMPS

HLMP-3105 HLMP-3112

TECHNICAL DATA MARCH 1980

#### **Features**

- INTEGRAL CURRENT LIMITING RESISTOR
- INTEGRAL REVERSE DIODE PROTECTION
- TTL COMPATIBLE: REQUIRES NO EXTERNAL CURRENT LIMITER WITH 5 VOLT/12 VOLT SUPPLY
- COST EFFECTIVE: SPACE SAVING
- PANEL MOUNTABLE T-1% PACKAGE
- WIRE WRAPPABLE LEADS
- WIDE VIEWING ANGLE





#### Description

The HLMP-3105 and -3112 lamps contain an Integral current limiting resistor and reverse current protection diode in series with the LED. This allows the lamp to be driven from a 5 volt/12 volt source without the need for an external current limiter. Both lamps utilize LED chips which are made from GaAsP on a GaAsP substrate. The color is standard red, These T-1¾ lamps are diffused to provide wide off-axis viewing and may be front panel mounted using the 5082-4707 clip and ring. The leads are wire wrappable.

### Absolute Maximum Ratings

(TA = 25°C unless otherwise specified)


-	HLMP-3105	HLMP-3112
DC Forward Voltage :TA-25°C	7.5 Volts 1	15 Volts 5
Reverse Voltage	20 Volts	20 Voits
Operating Temperature Range	-40°C to 85°C	-40°C to 85°C
Storage Temperature Range	-40°C to 85°C	-40°C to 85°C
tead Soldering Temperature 16 mm   0.063 inch from body	260°C for	5 seconds

#### Notes

1 Derate from TA = 50°C at 0.071V/°C. See Figure 3.

2. Derate from TA = 50°C at 0 086V/°C, See Figure 3

#### Package Dimensions



# Electrical/Optical Characteristics at T<sub>A</sub>=25°C

		н	LMP-31	05	н	HLMP-3112			
Symbol	Parameter	Min.	Typ.	Max.	Min.	Тур.	Max.	Units	- Test Conditions
ŧv	Axiał Luminous Intensity 4	0.8	1.5		08	1.5		mcd mcd	V <sub>F</sub> = 5 Volts V <sub>F</sub> = 12 Volts
201/2	Included Angle Between Half Luminous Intensity Points		90			90			Note 1 (See Figure 2)
λPeak	Peak Wavelength	10,32	655		100	655		nm	Measurement af Peak
λв	Dominant Wavelength	127	640		134. "	640		nm	Note 2
R#J=PIN	Thermal Resistance		90			90		°C/W	Junction to Lead at 3mm from Body
IF	Forward Current		13	20				mA	VF = 5 Volts
ija	Reverse Current	- 55		10		14	10	mA μA	V <sub>E</sub> = 12 Volts
ŋy	Luminous Efficacy	Tille .	55			55		Im/W	Note 3

#### Notes:

- fire is the off-axis angle at which the luminous intensity is half the axial luminous intensity.
- 2. The dominant wavelength,  $\lambda_d$ , is derived from the CIE chromaticity diagram and represents the single wavelength which defines the color of the device.
- 3. Radiant intensity, t<sub>o</sub> in walts/steradian, may be lound from the equation t<sub>0</sub> = 1v/η<sub>0</sub>, where ty is the luminous intensity in candelas and η<sub>0</sub> is the luminous efficacy in tumens/walt.
- The luminous Intensity may be adjusted for operating ambient temperature by the following exponential equation:
   IV | TA| = |V | 25°C · 8| -0.188 | TA · 25°C |




Figure 1. Relative Luminous Intensity ve. Applied Forward Voltage




Figure 2. Forward Current vs. Applied Forward Voltage




Figure 3. Meximum Allowed Applied Forward Voltage vs. Ambient Temperature  $R_{\theta JA} = 175^{\circ} \text{C/W}$ 





Figure 4. Relative Luminous Intensity vs. Angular Displacement



## **RESISTOR LEDS**

5082-4860 5082-4468

TECHNICAL DATA MARCH 1980



#### **Features**

- TTL COMPATIBLE: 16mA @ 5 VOLTS TYPICAL
- INTEGRAL CURRENT LIMITING RESISTOR
- T-1 DIAMETER PACKAGE, 3.18mm (.125 In.)
   T-1% DIAMETER PACKAGE, 5.08mm (.200 in.)
- RUGGED AND RELIABLE

#### Description

The HP Resistor LED series provides an integral current limiting resistor in series with the LED. Applications include panel mounted indicators, cartridge indicators, and lighted switches.

The 5082-4860 is a standard red diffused 5.08mm (.200") diameter (T-1% size) LED, with long wire wrap-pable leads.

The 5082-4468 is a clear diffused 3.18mm (.125") diameter (T-1 size) LED.


## Absolute Maximum Ratings at T<sub>A</sub>=25°C


DC Forward Voltage [Derate linearly to 5V @ 100°C]	. 7.5V
Reverse Voltage	7V
solation Voltage [between lead and base of the 5082 4860]	. 300V
Operating and Storage Temperature Range	
Lead Soldering Temperature	or 7 sec.

# Electrical Characteristics at T<sub>A</sub>=25°C

11-1				4468			
Symbol	Parameters	Min,	Тур.	Max.	Units	Test Conditions	
1 <sub>v</sub>	Luminous Intensity	0,3	0.8		med	V <sub>F</sub> = 5.0V	
λ <sub>PEAK</sub>	Wavelength	7	655		ממ	Measurement at Peak	
T <sub>S</sub>	Speed of Response		15	1	ns		
I <sub>F</sub>	Forward Current		15	20	mA	V <sub>F</sub> = 5,0V	
BV <sub>R</sub>	Reverse Breakdown Voltage	3			V	l <sub>R</sub> = 100μA	

#### TYPICAL RELATIVE LUMINOUS INTENSITY VERSUS ANGULAR DISPLACEMENT








Figure 1, Typical DC Forward Current — Voitage Characteristic




Figure 2, Relative Luminosity vs. Case Temporature





Figure 3. Relative Luminous Intensity vs. Voltage



## **VOLTAGE SENSING LED**

5082-4732

TECHNICAL DATA MARCH 1980




#### **Features**

- . HIGH SENSITIVITY: 10mV ON TO DFF
- BUILT (N LED CURRENT LIMITING
- TEMPERATURE COMPENSATED THRESHOLD VOLTAGE
- COMPACT: PACKAGE INCLUDES INTEGRATED CIRCUIT AND LED
- GUARANTEED MINIMUM LUMINDUS INTENSITY
- THRESHOLD VOLTAGE CAN BE INCREASED WITH EXTERNAL COMPONENT

#### **Applications**

- Push-to-test battery voltage tester (pegers, cameras, appliances, radios, test equipment...)
- · Logic level indicator
- Power supply voltage monitor
- V-U meter
- Analog level sense
- Voltage indicating arrays use several with circerent on esmonds
- Current monitor



#### Description

The HP voltage sensing LEDs use an integrated circuit and a red GaAsP LED to provide a complete voltage sensing function in a standard red diffused T-1 LED package. When the input voltage  $\{V_{TN}\}$  exceeds the threshold voltage  $\{V_{TH}\}$  the LED turns "on". The high gain of the comparator provides unambiguous indication by the LED of the input voltage with respect to the threshold voltage, The V-1 characteristics are resistive above and below the threshold voltage, This allows battery testing under simuleted load conditions. Use of a resistor, diode or zener in series allows the threshold voltage to be increased to any desired voltage. A resistor in parallel allows the sensing LED to be used as a current threshold indicator.

The 5082-4732 has a nominal threshold voltage of 2.7V.

#### **Absolute Maximum Ratings**

Storage Temperature		 55	°C to +100°C
Operating Temperature,		 E	5°C to +85°C
Lead Solder Temperature		 23	30°C for 7 Sec
Input Voltage V <sub>IN</sub> [1]			
Reverse Input Voltage -	VR	 	0.5V

NOTES:

1. Derate finearly above 50°C free-air temperature at a rate of 37mV/°C.

# Electro-Optical Characteristics at TA=25°C

			5082-4732				
Parameter	Sym,	Min.	Typ.	Max.	Units	Test Conditions	Fig.
Threshold Voltage	VTH	2,5	2.7	2.9	V		1,2
Temperature Coefficient	ΔVTH		_1		mV/°C		
of Threshold	ΔΤΑ				11147 0	·	
		77.77	13		mA	V <sub>3N</sub> = 2.75V	2 🦂
Input Current	I IN		33	50	mA	V <sub>IN</sub> = 5.0V	2
Liminous Intensity	l <sub>V</sub>	0,3	0.7		med	V <sub>IN</sub> = 2.75V	1
Wavelength	APEAK		655		nm	Measurement et peak	
Dominent Wavelength	$\lambda_{cl}$		639	1	ព៣	Note 1	




Figure 1. Luminons Imensity vs. Input Voltage.




Figura 2. Input Current vs. Input Voltage.




Figure 3. Relative Luminous Intensity vs. Angular Displacement,

# Techniques For Increasing The Threshold Voltage

V <sub>TM</sub>	External Component	۷ћн	$TC = \frac{\Delta V'TH}{\Delta T_A} (mV/C)$
EXTERMAL CONFORENT	Schottky Diode V <sub>719</sub> (HP 5082 2835)	V <sub>TH</sub> + 0.45V	-2
О VIII	P.N Diode	V <sub>TH</sub> + 0.75V	-2.5
VOLTAGE SENSING LED	C LED V <sub>TH</sub> (HP 5082-4484)	V <sub>TH</sub> + 1.6V	-2.9
9	Zener Diode	V <sub>TH</sub> + V <sub>Z</sub>	1 + Zaner TC

Notes:

- The dominant wavelength, \(\lambda\_d\), is derived from the CIE chromaticity diagram and represents the single wavelength which defines the color of the device.
- ITH is the maximum current just below the threshold, VTH. Since both ITH and VTH are varieble, a precise value of
  VTH is obtainable only by selecting R to fit the measured characteristics of the individual devices (e.g., with curve tracer).



# SUBMINIATURE RESISTOR LAMPS

## HIGH EFFICIENCY RED

5 VOLT. 4mA • HLMP-6620 5 VOLT, 10mA • HLMP-6600

TECHNICAL DATA JANUARY 1980

## Features

- . IDEAL FOR TTL AND LSTTL GATE STATUS INDICATION
- REQUIRES NO EXTERNAL RESISTORS WITH 5 VOLT SUPPLY
- SPACE SAVING SUBMINIATURE PACKAGE
- TWO CHOICES OF CURRENT LEVEL
- RUGGEO INTEGRAL RESISTOR ANO REVERSE PROTECTION OIODE
- EXCELLENT VIEWING ANGLE






## Description

The HLMP-6600 and HLMP-6620 provide a Red Gallium Arsenide Phosphide on Gallium Phosphide Light Emitting Diode together with an integral blasing resistor and reverse protection diode. The package has e red diffused lens and radial leads. Tape-and-reel mounting is available on request.


# Absolute Maximum Ratings

	HLMP-6600	HLMP-6620
DC Forward Voltage	6 Volts	6 Volts
Reverse Voltage	15 Volts	15 Volts
Operating Temperature Range	-55°C t	o 70°C
Storage Temperature Range	-55°C to	100°C
Lead Soldering Temperature		
[1.6mm (0.063 in.) from body]	245°C fe	or 5 sec.

# Package Dimensions



- ytes All Dimensions are in millimetres (Inches). Silver-plated 12a0s see application bulletin 3. User may bend leads as shown.



# Electrical/Optical Characteristics at $T_A=25^{\circ}C$

			HLMP-66	00	Н	LMP-66	20		
Symbol	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Units	Test Conditions
lv Cás	Axial Luminous Intensity	1.0	2.4	-	0.2	0.6		mod	V <sub>F</sub> = 5 Volts (Seé Figure 1)
201/2	Included Angle Between Half Luminous Intensity Points		90°		79.	90°			Note 1 (See Figure 2)
<b>APEAK</b>	Peak Wavelength		635			635	- "."	nm	Measurement at Peak
λd	Dominant Wavelength		628			628	1.7	nm	Note 2
Θј	Thermal Resistance		120	* .		120		`.°C/W	Junction to Cathode Lead at 0.79mm t0.031 in. From Body
lF	Forward Current		9.6	13		3.5	5	mA	V <sub>F</sub> =5 Voits (See Figure 3)
I <sub>R</sub>	Reverse Current			10			10	μΑ	V <sub>R</sub> =15 Volts
7 <sub>V</sub>	Luminous Efficacy		:147		150	147		lm/W	Note 3

#### NOTES:

- 1.  $\theta_{1/2}$  is the off-exic engic et which the luminous intensity is hall the axial luminous intensity.
- The dominant wavelength, \(\lambda\_d\), is derived from the CIE chrometicity diagram and represents the single wevelength which defines the color of the device.
- 3. Radient intensity, i.e. In waits/ steradian, may be found from the equation  $I_{\rm E} = I_{\rm V}/\eta_{\rm V}$ , where I<sub>V</sub> is the luminous intensity in candelas and  $\eta_{\rm V}$  is the luminous efficacy in lumens/watt.




Figure 1. Retailve Luminous Intensity vs. Forward Voltage,




Figure 3. Forward Current vs. Forward Voltage.




Figure 2, Reletive Luminous Intensity vs. Angular Displacement,




Figure 4. Relative Intensity vs. Wavelength.



# HERMETIC SOLID STATE LAMPS

1N6092 1N6093

2 1N6094 3 1N5765

JAN 1N5765/ IN6092/IN6093/IN6094

JAN TX 1N5765/ IN6092/IN6093/IN6094

TECHNICAL DATA MARCH 1980

## **Features**

- CHOICE OF 4 COLORS
   Red
   High Efficiency Red
   Yellow
   Green
- DESIGNED FOR HIGH-RELIABILITY APPLICATIONS
- HERMETICALLY SEALED
- WIDE VIEWING ANGLE
- LOW POWER OPERATION
- IC COMPATIBLE
- LONG LIFE
- PANEL MOUNT DPTION HAS WIRE WRAPPABLE LEADS AND AN ELECTRICALLY ISOLATED CASE

## Description

The 1N5765, 1N6092, 1N6093, and 1N6094 are hermelically sealed solld state lamps encapsulated in a TO-46 package with a tinted diffused plastic lens over a glass window. These hermetic lamps provide good on-off contrast, high axial luminous intensity and a wide viewing angle.

Aff of these devices are available in a panel mountable fixture. The semiconductor chips are packaged in a hermelically sealed TO-46 package with a finled diffused plastic lens over glass window. This TO-46 package is then encapsulated in a panel mountable fixture designed for high reliability applications. The encapsulated LED famp assembly provides a high on-off contrast, a high axial luminous intensity and a wide viewing angle.



TO-46



HERMETIC PANEL MOUNT

The 1N5765 utilizes a GaAsP LED chip with a red diffused plastic lens over glass window.

The 1N6092 has a high efficiency red GaAsP on GaP LED chip with a red diffused plastic lens over glass window. This iamp's efficiency is comparable to that of a GaP red but extends to higher current levels.

The 1N6093 provides a yellow GaAsP on GaP LED chip with a yellow diffused plastic lens over glass window.

The 1N6094 provides a green GaP LED chip with a green diffused plastic lens over glass window.

Description	Red	High Efficiency Red	Yelfow	Green
Base Hermetic Part	1N5765	1N6092	1N6093	1N6094
Base Hermetic Part In Panel-Mount	5082-4787	5082-4687	5082-4587	5082-4987
JAN Part	JAN1N5765	JAN1N6092	JAN1N6093	JAN1N6094
JAN Part in Panel-Mount	HLMP-0930	M19500/519-01	M19500/520-01	M19500/521-0
JANTX Part	JANTX1N5765	JANTX1N6092	JANTX1N6093	JANTX1N6094
JANTX Part in Panel-Mount	HLMP-0931	M19500/519-02	M19500/520-02	M19500/521-02

<sup>\*</sup>Panel-Mount versions of all of the above are available per the selection matrix on this page.

JAN 1N5765: Samples of each lot are subjected to Group A inspection for parameters listed in Table I, and to Group B and Group C tests listed below. All tests are to the conditions and limits specified by Mt.L.S. 19500/467. A summary of the data gathered in Groups A, B, and C lot acceptance testing is supplied with each shipment.

JAN TX 1N5765: Devices undergo 100% screening tests as listed below to the conditions and limits specified by MIL-S-19500/467. The JAN TX lot is then subjected to Group A, Group B and Group C tests as for the JAN 1N5765 above. A summary of the data gathered in Groups A, B and C acceptance testing can be provided upon request. Serialized data can be gathered, but lead times will be increased accordingly.

Group B Sample Acceptance Tests	Method MIL-STD-750	Group C Sample Acceptance Tests	Method MIL-STD-750
Physical Dimensions	2066	Low Temp. Operation (-55°C) Breakdown Voltage	4021
Solderability	2026	Temperature Cycling	1051A
Thermal Shock	1056A	Resistance to Solvents Temp. Storage (100°C, 1K hours)	1031 1026
Temperature Cycling	1051A	Operating Life (50mAdc, 1K hours) Peak Forward Pulse Current	1026
Fine Leak Test	1071년	TX Screening (100%)	
Gross Leak Test	1071C		
Moisture Resistance	1021	Temp. Storage (100°C, 72 hours)	
Mechanical Shock	2016	Temperature Cycling	1051A
Vibration	2056	Constant Acceleration	2006
Constant Acceleration	2006	Fine Leak Test	1071H
Terminal Strength	2036∈	Gross Leak Test	1071C
Salt Atmosphere	1041	Burn-in (50mAdc, 168 hours)	
Temp. Storage (100°C, 340 hours)	1032	Evaluation of Drift	
Operating Life (50mAdc, 340 hours)	1027		

<sup>\*</sup>MIL-STD-202 Method 215

# Electrical / Optical Characteristics at T<sub>A</sub>=25°C

(Per Table I, Group A Testing of MIL-S 19500/467)

Specification	Symbol	Min.	Max.	Units	Test Conditions
Luminous Intensity (Axial)	l <sub>vi</sub>	0,5	3.0	med j	I <sub>F</sub> = 20mAdc, θ = 0°
Luminous Intensity (off Axis)	1,/2	0.3		med	$I_F = 20 \text{ mAdc}, \theta = 30^{\circ} \text{ (see Note 1)}$
Wavelength	λ	630	700	пM	Design Parameter
Capacitance .	С		300	pF ,	V <sub>R</sub> = 0, f ÷ 1 MHz
Forward Voltage	V <sub>F</sub>		2.0	Vdc	l <sub>F</sub> = 20 mAdc
Reverse Current	I <sub>R</sub>		1	μAde	VR = 3 Vdc [see Note 1]

#### NOTES

<sup>1.</sup> These specifications apply only to JAN/JAN TX levels.

# Absolute Maximum Ratings at T<sub>A</sub>=25°C

Parameter	Red (1) 1N5765/4787	High Eff. Red 1N6092/4687	Yellow 1N8093/4587	Green 1N6094/4987	Units
Power Dissipation (derate Ilnearly from 50°C at 1.6mW/°C)	100	120	120	120	mW
DC Forward Current	50[1]	35[2]	35121	35[2]	mA
Peak Forward Current	1000 Sea Fig. 5	60 San Fig. 10	See Fig. 15	50 See Fig. 20	mA
Operating and Storaga Temperature Ranga		-6	55°C to 100°C		
Lead Soldering Tamperature [1.6mm (0.063 in:) from body]		260°	°C for 7 second	s.	

- 1. Derale from 50°C at 0.2mA/°C
- 2. Derale from 50°C at 0.5mA/°C

# Electrical/Optical Characteristics at T<sub>A</sub>=25°C

		1N5765/5082-4787		1N609	2/508	2-4687	1N509	3/5082	2-45B7	1N60	94/50	32-4987	Units	Test Conditions	
Symbol	Description	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Units	Test Contambri
t.	Axiat Luminous Intensity	0.5	1.0		t a	25		t.0	2.5		08 A	t.6	5mA	med	Is = 20mA Figs 3,8,13.18
20) 2	Included Angle Between Half Luminous Intensity Points		60			70			70			70		deg.	Note 1. Figures 6. 11, 16, 21
APEAK	Peak Wavelength		655			635			583			565	* 1	pm	Measurement at Peak
Ad	Dominant Wavelength		640			626			585			570		nm	Note 2
7.5	Speed of Response		10			200			200			200		ns	
С	Capacitance		200			35			35			35		pF :	V.=0; 1=7 MHz
O)C	Thermai Resistance*		425			425			425			425		°C/W	Note 3
Өјс .	Thermal Resistance**		560			550			550			550		°C/W	Note 3
VF	Forward Voltage		16	2.0		2.0	3.0		2.0	3.0	А	2.1 t l <sub>F</sub> = 2	3.0 25mA	٧	lp = 20mA Figures 2, 7, 12, 17
5Va	Rivinge Tire koxwn Vofinge	4	5		5.0	}		5.0			5.0			٧	IN = 100µA
171	Luminous Efficiecy	100	56			140.	7		-55			600		(m/VV	Note 4

- 1.  $\Theta_{1/2}$  is the off-axia angle at which the luminous intensity is half the exist luminous intensity.
- 2. The dominant wevelength, \( \lambda\_d \), is derived from the CFE chromaticity diagram and represents the single wavelength which defines the color of the device.
- 3. Junction to Calhode Lead with 3.18mm (0.125 Inch) of leads exposed believen bese of flange and heel sink.
- 4. Radiant threasity, I<sub>p</sub>, in watts/steredian, may be found from the equation I<sub>4</sub> = I<sub>b</sub>/ $\eta_b$ , where I<sub>c</sub> is the luminous intensity in candelas and  $\eta_b$  is the luminous afficacy in lumens/wall.
- 'Panet mount,
  ''TQ-46






Figure 1. Relative Intensity vs. Wavelength,

# Package Dimensions

#### 5082 4787, 4687, 4587, 4987



#### 1N5765, 1N6092, 1N6093, 1N6094



# RED 1N5765/5082-4787




Figure 2. Forward Correct vs. Forward Voltage.




Figure 3. Relative Luminons Intensity vs. Forward Corrent,




Figure 4. Relative Efficiency
(Luminous Intensity per Unit
Current) vs. Peak Current.




Figure 5. Meximum Toterable Peak Current vs. Prise Duration.
(IDC MAX as par MAX Retings)




Figure 6. Relative Luminous Intensity ve. Angular Displacement.

## HIGH EFFICIENCY RED 1N6092/5082-4687




Figure 7. Forward Current vs. Forward Voltage.




Figure 8. Reletive Luminous luteusity vs. Forward Current.




Figure 9. Relative Efficiency
{Luminous Intensity per Unit
Current) vs. Peek Current.




Figure 10, Maximum Tolereble Pask Current vs. Puise Duretiou, (IDC MAX es per MAX Ratings)




Figure 11. Relative Luminous Intensity vs. Angular Displacement.

## YELLOW 1N6093/5082-4587




Figure 12. Forward Current vs. Forward Voltage.




Figure 13. Relative Luminous Intensity vs. Forward Current.




Figure 14. Relative Efficiency (Luminous Intensity per Unit Current) vs. Peak Current.




Figure 15. Maximum Tolerable Peak Current vs. Pulse Duration. (IDC MAX es per MAX Retings)




Figure 16. Relative Luminous lutansity vs. Angular Displacement.

# GREEN 1N6094/5082-4987




Figure 17, Forward Current vs. Forward Voltage.




Figure 20, Maximum Tolerable Peak Corrent vs. Pulse Duretion, (Ipc MAX as per MAX Retings)




Figure 18, Reletive Luminous Intensity vs. Forward Correct,




Figure 19. Reletive Efficiency (Luminons Intensity per Unit Current) vs. Peak Current.




Figure 21, Relative Luminous Intensity vs. Angular Displacement,



# CLIP AND RETAINING RING FOR PANEL MOUNTED LEDS

5082-4707

TECHNICAL DATA MARCH 1980


# Description


The 5082-4707 is a black plastic mounting clip and retaining ring. It is designed to panel mount Hewlett Packard Solid State high profile T + 1% size lamps. This clip and ring combination is intended for installation in instrument panels up to 3.18mm (.125") thick. For panels greater than 3.18mm (.125"), counterboring is required to the 3.18mm (.125") thickness,

# Mounting Instructions

- Orill an ASA C size 6.15mm (.242") dia, hole in the panel. Deburr but do not chamfer the edges of the hole.
- Press the panel clip into the hole from the front of the panel.
- Press the LED into the clip from the back. Use blunt long nose pliers to push on the LED. Do not use force on the LED leads. A tool such as a nut driver may be used to press on the clip.

 Slip a plastic retaining ring onto the back of the clip and press tight using tools such as two nut drivers.







# Solid State Displays

- Red, High Efficiency Red, Yellow and Green Seven Segment Displays
- Red Seven Segment Displays
- Integrated Displays
- Hermetically Sealed Integrated Displays
- Alphanumeric Displays

# Red, High Efficiency Red, Yellow and Green Seven Segment LED Displays

Packa ge	Devica	Description	Application	Page Na.
	5082-7610	High Efficiency Rad, Common Anode, LHDP (14 Pin Epoxy)	Genaral Purpose Market  Test Equipment	180
	5082-7611	High Efficiency Red, Common Anode, RHDP (14 Pin Epoxy)	Digital Clocks     Clock Radios     TV Channel Indicators	
	5082-7613	High Efficiancy Rad, Common Cathode, RHDP (10 Pin Epoxy)	Business Machines     Digital Instruments	
	5082-7616	7,11mm (.29") High Efficiency Red, Univarsal Polerity Overflow Indicator RHDP (14 Pin Epoxy)	Automobiles     For further information see	
	5082-7620	Yellow, Common Anode LH DP (14 Pin Epoxy)	Application Notes 941 and 964	
200	5082-7621	Yellow, Common Anode RHOP (14 Pin Epoxy)	beginning on page 332.	
	5082-7623	Yellow, Common Cathoda, 9H DP (10 Pin Epoxy)		
	5082-7626	7.11mm (.29") Yellow, Universal Polarity and Overflow Indicator RHOP (14 Pin Epoxy)	]	
T	5082-7630	Green, Common Anode LHDP (14 Pin Epaxy)		
	5082-7631	Graen, Common Anode RHOP (14 Pin Epoxy)		
7.62mm (.3")	5082-7633	Green, Common Cathode RHOP (10 Pin Epoxy)		
Dual-In-Line ,75"H x .4"W x ,18"D	5082-7636	7.11mm (.29") Grean, Universal Polarity and Overflow Indicator RH DP (14 Pin Epoxy)	ner	
	5082-7650	High Efficiency Rad, Common Anode, LHDP		185
	5082-7651	High Efficiancy Red, Common Anoda, RHOP	1	
	5082-7653	High Efficiency Rad, Common Cethode RHDP	1	
	5082-7656	10.36 (.4") High Efficiency Red Univarsal Polarity and Overflow Indicator RHOP	1	
	5082-7660	Yellow Common Anode LHDP		
	5082-7861	Yellow Common Anode RHDP		
: <u> </u>	5082-7863	Yallow Common Cathode RHDP		
	5082-7666	10.36 (.4") Yellow Universal Polarity and Overflow Indicator RHDP		
	5082-7673	Green Common Anade LHDP		
fD.92mm (.43")	5082-7671	Green Common Annde RHDP		
Dual-In-Line	5082-7673	Green Common Cathode RKDP		
.75"H x .5"W x .25"D (14 Pin Epoxy)	5082-7676	10.36 (.4") Green Universal Polarity and Overflow Indicator RHDP		
	H DSP-3530	High Efficiency Red, Common Anode, LHDP (14 Pla Epoxy)		190
	H DSP-3530	High Efficiency Red, Common Anode, RKDP (14 Pin Epoxy)		
	H DSP-3530	High Efficiency Red, Common Cathode 8HDP (10 Pin Epaxy)		
	HDSP-3536	7.11mm (.29") High Efficiency Red, Universal Polarity Overflow Indicator RHOP (14 Pin Epoxy)		
Ш	HDSP-4030	Yellow, Common Anade, LHDP (14 Pin Epaxy)		
	HDSP-4031	Yellow, Common Anode, RHDP		
7.62mm (.3")	HDSP-4033	Yellow, Common Cathode, RHDP (10 Pin Epoxy)		
Dnat-In-Line ,75"H x ,4"W x ,18"D	HDSP-4036	7.11mm (.29") Yallow, Universal Polarity Overflow Indicator RHDP (14 Pin Epoxy)		

# SOLID STATE DISPLAYS

# Red, High Efficiency Red, Yellow and Green Seven Segment LED Displays (Cont.)

Packaga	Device	Description	Application	Page No.
	HD\$P-3730	High Efficiency Red, Common Anode, LHDP	General Purpose Market	190
	HDSP-3731	High Efficiency Red, Common Anode, RHDP	Test Equipment     Digital Clocks	
, u	HOSP-3733	High Efficiency Red, Common Cathode, RHDP	Clack Redios     TV Channel Indicetors	
, <u>, , , , , , , , , , , , , , , , , , </u>	HOSP-3736	10.36mm (,4") High Efficiency Red, Universal Polarity Overflow Indicator RHOP	Business Machines     Digital Instruments	
	HOSP-4130	Yellow, Common Anode LHOP	Automobiles  For further information see	
	HD\$P-4131	Yellow, Common Anode RHDP	Application Notes 941 and 964	
10.92mm (.43")	HDSP-4133	Yellow, Common Cethode RHOP	beginn <b>ing o</b> n page 332,	
Dual-In-Line .75"H x .5"W x .25"D (14 Pin Epoxy)	HDSP-4136	10,36mm (.4") Yellow, Universal Polerity Dyarflow Indicator RHDP		
	5082-7730	Red, Common Anode, LROP (14 Pin Epoxy)		196
\$ a a a	5082-7731	Red, Common Anode, RHDP (14 Pin Epoxy)		
TTTTTTTT	5082-7736	7.11mm (.29") Red, Common Anode, Polarity end Overflow Indicator (14 Pin Epoxy)		
7,62mm (.3") Duel-In-Line ,75"H x .4"W x ,18"D	5082-7740	Red, Common Cathode, RHOP (10 Pin Epoxy)		l
n — n	5082-7750	Red, Common Anode, LHDP		20
: # <b>-</b> #:	5082-7751	Red, Comman Anade, SHDP		
0,92mm (.43")	5082-7756	10.36mm (.4") Red, Universal Polarity and Overflow Indicator, RHDP		
Oual-In-Line 75"H x .5"W x ,25"D (14 Pin Epoxy)	5082-7760	Red, Comman Cathade, RHDP		
	HOSP-3400	Red, Common Anade LHOP		20
	HDSP-3401	Red, Cammon Anode RHDP		
	HDSP-3403	Red, Cammon Cathade SHDP		
9 6	HDSP-3405	Red, Camman Cathode LHDP		
20.32mm (.8") Duel·In-Line 1.09"H x .78"W x .33"D (18 Pin Epoxy)	HDSP-3406	18.87mm (,74") Red, Universal Polarity Overflow Indicator RHDP		

# Red Seven Segment LED Displays

Device		Description	Package	Application	Page No.
	5082·7402 5082·7403	2.79mm(, t t") Red, 3 Digits Right, 11 Centered D.P. 2.79mm(,11") Red, 3 Digits	12 Pin Epoxy, 7.62mm (.3") DIP	Small Display Market Portable/Battery Power Instruments Portable Calculators	208
	5082-7404	Left [1] Centered D.P. 2.79mm(.11") Red, 4 Digits Centered D.P.		Digital Counters     Digital Thermometers     Digital Micrometers	
	5082-7405	2.79mm(.11") Red, 5 Digits, Centered D.P.	14 Pin Epoxy, 7,62mm (.3") DIP	Stopwatches     Cameras	
	5082-7412	2,79mm (.11") Red, 3 Digits Right,(1) RHOP	12 Pin Epoxy, 7.62mm (.3") DIP	Copiers     Digital Telephone     Peripherals	
	5082-7413	2.79mm (.11") Red, 3 Digits Left, [1] RHDP		Data Entry Terminals     Taxi Meters	
11-11	E082-7414	2.79mm(.11") Red, 4 Digit, RHDP		For further information ask for Application Note 937.	
	5082-7415	2.79mm(.11") Red, 5 Digit, RHDP	14 Pin Epoxy, 7.62mm (.3") DIP	Application Note 337.	
<del>ሴ</del> ሊሊሊሊሊ	5082-7432	2.79mm(.11") Red, 2 Digits Right, [2] RHDP	12 Pin Epoxy, 7.62mm (.3") 0 JP		212
vvvvvv	5082-7433	2.79mm (.11") Red, 3 Digits, RHOP			
	5082-7440	2.67mm(.105") Red, 8 Digits, Mounted on P.C. 8 oard	50.8mm(2") P.C. 8d., 17 Term. Edge Con.		216
200000000000000000000000000000000000000	5082-7448	2.67mm(.105") Red, 8 Digits, Mounted on P.C. 8 oard	60.3mm(2,375")PC Bd., 17 Term, Edge Con.		
	5082-7441	2.67mm(.105") Red, 9 Digits, Mounted on P.C. 8oard	50.8mm(2") PC 8d., 17 Term, Edge Con.		
_	5082-7449	2.67mm(.105") Red, 9 Digits, Mounted on P.C. 8gard	60.3mm(2.375")PC 8d., 17 Term. Edge Con.		
000000000000000000000000000000000000000	5082-7442	2,54mm(.100") Red,12 Digits, Monnted on P.C. Board	60.3mm(2.375")PC Bd., 20 Term. Edge Con.		220
(Included and an analysis)	508Z-7445	2,54mm(.100") Red, 12 Digits, Mounted on P.C. Board	59.6mm(2.345")PC 8d., 20 Term. Edge Con,		
	5082-7444	2.54mm(.100") Red, 14 Digits, Mounted on P.C. Baard	60.3mm(2.375") PC Bd., 22 Term. Edge Con.		
	5082-7446	2.92mm(.115") Red, 16 Digits, Mounted on P.C. Board	69.85mm(2.750")PC Bd., 24 Term. Edge Con.		
	5082-7447	2.85mm(.112") Red, 14 Digits, Mounted on P.C. Board	60.3mm(2.375") PC 8d., 22 Term. Edge Con.		
[COCCOCCO]	5082-7240	2.59mm(.102") Red, 8 Digits, Mounted on P.C. Board	50.8mm (2") PC 8d., 17 Term, Edge Con,		224
	5082-7241	2.59mm(, t02") Red, 9 Digits, Mounted on P.C. Board.			
	5082-7265	4.45mm(.175") Red, 5 Digits, Maunted on P.C. Baerd. Centered D.P.	50.8mm(2") PC Bd., 15 Term. Edge Con.		228
	5082-7285	4.45mm(.175") Red, 5 Digits Mounted on P.C. Board, RHDP			
	5082-7275	4.45mm(.175") Red, 15 Digits, Monated on P.C. Soard. Centered D.P.	91.2mm(3.59") PC 8d., 23 Term. Edge Con.		
	5082-7295	4.45mm(,175") Red, 15 Digits, Monnted on P.C. Sperd, RHDP			

# Integrated LED Displays

Device		Device Description Peckage		Application	Page No.	
	7.4mm (.29") 4x7 Single Numeric, RHDP, Built-In Decover/Driver/Memory		8 Pin Epoxy, 15.2mm (,6") DIP	General Purpose Merket Test Equipment Business Machines	232	
	5082-7302	7.4mm (.29") 4x7 Single Digit Numeric, LHDP, Built-In Decover/Oriver/Memory	• Avi	umeric, LXDP, Built-)n	Avionics     For further information ask	
TTTT	5082-7340	7.4mm (.29") 4x7 Single Digit Hexedecimel, Built-In Decoder/Orlver/Memory		tor Application Note 934 on LEO Display Installation Techniques		
	5082-7304	7.4mm (.29") Overrange Cherecter Plus/Minus Sign				
	5082-7356	7.4mm (.29") 4x7 Single Digit Nameric, RHDP, Bujtt-In Decoder/Driver/Memory	8 Pin Glass Ceremic 15.2mm (.6") DIP	Medical Equipment     Industrial and Process Control     Equipment	236	
	5082-7357	7.4mm(.29") 4x7 Single Digit Nunieric, LHDP, Buili-In Decoder/Driver/Memory		Computers     Where Ceramic Peckage IC's are required.		
	5082-7359	7.4mm (,29") 4x7 Single Digit Hexadecimal, Buill-In Decoder/Oriver/Memory				
	5082-7358	7.4mm(.29") Overrange Charecter Plus/Minus Sign				

# Hermetically Sealed Integrated LED Displays

Device		Description	Packege	Application	Page No.	
	5082·70t0	6.8mm (.27") 5x7 Single Digit Nameric, LHOP, Built-In Decoder/Oriver	8 Pin Hermetic 2.54mm (, 100") Pin Centers	Gronnd, Airbarne,     Shipboard Eqnipment     Fire Control Systems	241	
	5082-7011	6.8mm (.27") Plus/Minus Sign		Spece Flight Systems		
0000	5082-7391	7.4mm (.29") 4x7 Single Digit Numeric, RHOP, Buill-In Decoder/Driver/Memory	8 Pin Hermetic 15.2mm (,6") DIP with Gold Pleted Leads	Ground, Airborne,     Shipboard Equipment     Fire Control Systems	247	
	5082-7392	7.4mm(,29") 4x7 Single Digit Numeric, LHDP, Built-In Decoder/Driver/Memory		<ul> <li>Spece Flight Systems</li> <li>Other High Reliability</li> <li>Applications</li> </ul>		
איזוול	5082-7395	7.4mm(.29") 4x7 Single Digit Hexadecimel, Built-In Decoder/Driver/Memory				
	5082-7393	7.4mm(.29") Overrenge Cheracter Pins/Minus Sign				

# Alphanumeric LED Displays

Device	Description	Package	Application	Page No.
HDSP	3.7mm (.15") 5x7 Four Char- DDD acter Atphannmeric Built-In Shift Register, Drivers	12 Pin Ceramic 7.62mm (.3") DIP, Redglass Contrast Filter	Programmeble Catculators Computer Terminals Business Mechines Medical Instruments Porteble, Hend-held or mobile dete entry, reedont or communications For further information see Application Notes 966 and 1001, starting on page 368.	253

# Alphanumeric LED Displays (Cont.)

Devica		Description	Packege	Application	Page No.	
	H DSP- 2001	3.7mm (.15") 5x7 Four Cheracter Alphenumeric Built in Shift Register, Drivers	12 Pin Ceramic 7.62mm (,3") DIP Integrel Untinted Glass Lens	Programmable Calculators Computer Terminals Business Mechines Medical Instruments Portable, Hand-held or mobile data entry, readout or communication For further Information see Application Notes 966 and	257	
				1001, starting on page 368.		
1	HDSP-2010		12 Pin Ceremic 7.62mm (.3") DIP Integral Rad Glass Contrast Filter.	<ul> <li>Extended temperature applications requiring high reliability.</li> <li>I/O Terminals</li> <li>Aylonics</li> </ul>	261	
	HDSP-2416	Single-Line 15 Cheracter Displey Panel Utilizing the HDSP-2000 Display	162,56mm (6,4") L x 58,42mm (2,3") H x 7,11mm (,28") D	Data Entry Tarminals     Instrumentation     Electronic Typewriters	265	
	HDSP- 2424	Single-Line 24 Cheracter Display Panel Utilizing the HDSP-2000 Display.		For further information see Application Note 1001 beginning on paga 398.		
	HDSP-2432	Single-Lina 32 Character Display Penel Utilizing the HDSP-200D Display				
	HDSP-2440	Single-Line 40 Character Display Panel Utilizing the HDSP-2000 Display	177,80mm (7,0") L x 58,42mm (2,3") H x 7,11mm (,28") D			
	H D\$P-2470	HDSP-2000 Display Inter- face Incorporating a 64 Character ASCII Decoder	171, 22mm (6, 74") L x 58.42mm (2,3") H x 16,51mm (,65") D			
	HDSP-2471	HDSP-2000 Display Inter- face Incorporating a 128 Character ASCII Decoder				
		H DSP-2000 Display Inter- face without ASCII De-				
	H DSP-2472	coder. Instead, a 24 Pin				
	11001-2472	Accept a Custom 128 Character Set from a User Programmed 1K x 8 PROM				
CONCRETE SERVICE  CONCRETE SER	HDSP-6300	3.56mm (.14") Eighteen Segment Eight Cheracter Alphenumeric	26 Pin 15.2mm (.6") DIP	Computer Peripherals and Terminals Computer Base Emergency Mobile Units Automotive Instrument Panels Desk Top Calculators Hand-held Instruments	277	
				Application Note 931.		
	H DSP-6504	3.8mm (.15") Sixteen Segment Four Character Alphanumeric	22 Pin 15.2mm (.6") DIP	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	282	
	HOSP-6508	3,8mm (,15") Sixtean Segment Eight Charecter Alphanumeric	26 Pin 15.2mm (.6") DIP			

# Alphanumeric LED Displays (Cont.)

Device		Description	Package	Application	Paga No.
o o o o o o o	H DSP 8716	Single-line 16 Character Alphanumeric Display System Utilizing the HOSP-6508 Display	167,64mm (6.6")L x 58.42mm (2.3")H x 33mm (1.3")D	Data Entry Terminals     Instrumentation     Electronic Typewriters	288
manual anacodococco	HOSP 8724	Single-line 24 Character Alphanumeric Display System Utilizing the HDSP-6508 Display			
	HOSP-8732	Single-line 32 Character Alphanumeric Display System Utilizing the HOSP-6508 Display	218.44mm (8.6") L x 58.42mm (2.3") H x 33mm (1,3") D		
	HDSP 8740	Single-line 40 Character Alphanumeric Display System Utilizing the HDSP-6508 Display	259.24mm (10.6") L x 58.42mm (2.3") H x 33mm (1.3") D		
Tancarana T	5082-7100	7,4 mm (.29") 5x7 Three Digit Alphanumeric	22 Pin Hermetic 15.2mm (,6") DIP	General Purpose Market  - Business Machines	304
	5082-7101	7.4mm (-29") 5x7 Four Digit Alphanumeric	28 Pin Hermetic 15.2mm (.6") DIP	Calculators     Solid State CRT     Use Policibility Applications	
20000	5082-7102	7,4mm (,29") 5x7 Five Digit Alphanumeric	36 Pin Hermetic 15.2mm (.6") DIP	High Reliability Applications     For further information ask for Application Note 931 on Alphanumeric Displays.	



# .3 INCH SEVEN SEGMENT DISPLAYS

HIGH EFFICIENCY RED - 5082-7610 SERIES

YELLOW • 5082-7620 SERIES

GREEN - 5082-7630 SERIES

TECHNICAL DATA MARCH 1980

#### **Features**

- COMPACT SIZE
- CHOICE OF 3 BRIGHT COLORS High Efficiency Red Yellow Green
- LOW CURRENT OPERATION As Low as 3mA per Segment Designed for Multiplex Operation
- EXCELLENT CHARACTER APPEARANCE **Evenly Lighted Segments** Wide Viewing Angle Body Color Improves "Off" Segment Contrast
- \* EASY MOUNTING ON PC BOARD OR SOCKETS

Industry Standard 7.62mm (.3 In.) DIP Leads on 2.54mm (.1 in.) Centers

- CATEGORIZED FOR LUMINOUS INTENSITY; YELLOW AND GREEN CATEGORIZED FOR CCLOR Use of Like Categories Yields a Uniform Display
- IC COMPATIBLE
- MECHANICALLY RUGGED



# Description

The 5082-7610, -7620, and -7630 series are 7.62mm (.3 in.) High Efficiency Red, Yellow, and Green seven segment displays. These displays are designed for use in instruments, point of sale terminals, clocks, and appliances.

The -7610, and -7620 series devices utilize high etticiency LED chips which are made from GaAsP on a transparent GaP substrate.


The -7630 series devices utilize chips made from GaP on a transparent GaP substrate.

## **Devices**


Part No. 5082-	Color	Description	Package Drawing
-7610	High Etficiency Red	Common Anode Lett Hand Decimal	Α
-7611	High Efficiency Red	Common Anode Right Hand Decimal	В
-7613	High Efficiency Red	Common Cathode Right Hand Decimal	С
<del>-76</del> 16	High Efficiency Red	Universal Overflow ±1 Right Hand Decimal	D
-7620	Yellow	Common Anode Laft Hand Decimal	A
-7621	Yellow	Common Anode Right Hand Decimal	В
-7623	Yeltov/	Common Cathode Right Hand Decimal	С
-7626	Yellow	Universal Overflow ±1 Right Hand Decimal	D
-7630	Grean	Common Anode Left Hand Decimal	А
-7631 Green Common Anode Righ		Common Anode Right Hand Decimal	8
-7633 Green Common Cathode Right Hand Decimal		Common Cathode Right Hand Decimal	С
-7636	Green	Universal Overflow ±1 Right Hand Decimal	D


NOTE: Universal prinout brings the anode and cathode of each segment's LEO out to separate pins. See internal diagram 0,


# Package Dimensions



1000	Section .	FUNCTION		14-207-12
PIN	A -7610/-7620/ -7830	B -7611/-7921/ -7631	C -7613/-7623/ -7633	D -7616/-7826 -7636
1	CATHODE4	CATHODE:	CATHODEIG	ANODE-d
2	CATHODE!	CATHODEA	ANODE4	MOPIN
3	ANOBELE	ANDOSTI	ANODE4	CATHODE-d
4	NO PIN	NO PIN	ANODE+	CATHODE-c
5	NO PIN	N5 PIN	ANODE-d	CATHODE-
6	CATHOOE dp	NO CONNUM	CATHODE!#	ANODE:
7	CATHODE+	CATHODE .	ANODE-do	ANODE-c
8	CATHODE-6	CATHODE	ANODE-c	ANODE-dp
. 9	NO CONN.ISI	CATHOUE-dp	ANODE-6	NO PIN
10	CATHODE C	CATHODE-#	ANODE 4	CATHODE
31	CATHODE-0	CATHODE4		CATHODE
12	NO PIN	NO FIN	10	CATHODE
13	CATHQDE-b	CATHODES		, ANODE-a
34	ANODE(3)	ANODEIN		. ANODE-b











- NOTES:
- Dimensions in millimeters and finchest.
   All untoleranced dimensions are
- for reference only 3. Redundent enodes.
- 4. Unused do position. 5. See Internet Circuit Diagram.
- Redgindent cathods.
   See part number table for L.H.D.P. and R.H.D.P. designation.

# Internal Circuit Diagram









# Absolute Maximum Ratings

Average Power Dissipation Per Segment or D.P. <sup>11</sup> (T <sub>A</sub> =50°C)	1mW
Operating Temperature Range .,	85° C
Storage Temperature Range,	85° C
Peak Forward Current Per Segment or D.P.(3) (TA=50°C)	
Average Forward Current Per Segment or D.P. (TA = 50°C)	20mA
Reverse Voltage Per Segment or D.P	6.0V
Lead Soldering Temperature 260° C for S	3 Sec
j1.59mm (1/16 inch) below seating plan	ie <sup>[4]</sup> ]

Notes: 1. See power derating curve (Fig. 2), 2. Derate DC current from 50°C at 0.4mA/°C per segment. 3. See Fig. 1 to establish pulsed oporating conditions. 4. Clean only in water, isopropanol, ethanol, Freon TF or TE (or equivalent) and Genesolv DI-15 or DE-15 (or equivalent),

# Electrical/Optical Characteristics at T<sub>A</sub>=25°C

## HIGH EFFICIENCY RED 5082-7610/-7611/-7613/-7616

Parameter	Symbol	Test Condition	Min.	Тур.	Max.	Units
Luminous Intensity/Segment (5.1)		5mA D.C.	70	250		μcd
	1,	20mA D.C.		1430		доб
(Digit Average)		69mA Pk: 1 of 6 Duty Factor		810		μcd
Peak Wavelength	APEAK			635		nm
Dominant Wavelength (6)	λά			626		. rem
Forward Voltage/Segment or D.P.	$V_{\rm F}$	$I_F = 5 \text{mA}$		1.7		100
		$I_F = 20 \text{mA}$		2.0	2.5	) v
		$I_F = 60 \text{mA}$		2.8		
Reverse Current/Segment or D.P.	I <sub>R</sub>	V <sub>R</sub> = 6V		10		μΑ
Response Time <sup>6</sup>	$t_n t_\ell$			90	1 1	ns
Temperature Coefficient of V <sub>F</sub> /Segment or D.P.	7∧³√c			-2.0		mV/°C
Thermal Resistance LED Junction-to-Pin	R03-PIN			282		°C/W/ Seg

#### YELLOW 5082-7620/-7621/-7623/-7626

Parameter	Symbol	Test Condition	Min.	Тур.	Max.	Units
Luminous Intensity/Segment (55)		5mA D,C.	90	200	1	, μed
	1,	20mA D.C.		1200	7.3	z, μcd
(Digit Average)		80mA Pk: 1 of 6 Duty Factor		740		μcd
Peak Wavelength	APEAK			583		nm
Dominant Wavelength 6.71	λa			585		nm
Forward Voltage/Segment or D.P.	Vir	$I_F = 5mA$		1.8		
	İ	t <sub>E</sub> = 20mA		2.2	2.5	V
		1, = 60mA		3.1		*
Reverse Current/Segment or D.P.	IR	V <sub>R</sub> = 6V		10		μА
Response Time (6)	t., t <sub>1</sub>			90		กร
Temperature Coefficient of Vi/Segment or D.P.	V <sub>F</sub> /°C			-2.0		mV/°
Thermal Resistance LED Junction-to-Pin	Røj-PIN			282		°C/V Seg

#### GREEN 5082-7630/-7631/-7633/-7636

Parameter	Symbol	Test Condition	Min.	Тур.	Max.	Units
Luminous Intensity/Segment (5/8)		10mA D.C.	150	300		μcd
	I,	20mA D.C.		765		μcd
(Digit Average)		60mA Pk: 1 of 6 Duty Factor		540		μ <b>cd</b>
Peak Wavelength	APEAK			565		nm
Dominant Wavelength 16.7	$\lambda_d$			572		nm
Forward Voltage/Segment or D.P.	Vy	I₂ = 5mA		1,9		4 7 7
		$I_F = 20 \text{mA}$		2.2	2.5	V
		I <sub>+</sub> = 60mA		2.9		
Reverse Current/Segment or D.P	I <sub>R</sub>	$V_R = 6V$		10		μА
Response Time (8)	$t_i, t_i$			90		пs
Temperature Coefficient of V <sub>e</sub> /Segment or D.P.	ΔV <sub>F</sub> /°C			-2.0		mV/°C
Thermal Resistance LED Junction-to-Pin	ROJ-PIN			282		°C/W/ Seg

NOTES. 5. The dights are categorized for identified with the interesty estagony designated by a letter located on title right hand side of the package.

<sup>6.</sup> The dominant wavelength,  $\lambda_d$ , is derived from the C.I.E. Chromaticity Diagram and is that single wavelength which defines the color of the device.

The 5082-7620/-7630 series yellow/green displays are dategorized as to dominant wavelength with the dategory designated by a number adjacent to the intensity dategory letter.

<sup>8.</sup> Time for a 19% — 90% change of light intensity for step change in current.




Figure 1. Maximum Tolerable Peak Current vs. Pulse Outstion




Figure 2. Meximum Allowable DC Current and DC Power Dissipation per Segment as a Function of Ambient Temperature.




Figure 3. Relativa Luminous Efficiaucy (Luminous Intensity per Unit Current) vs. Plak Segment Current.




Figure 4. Forward Current vs. Forward Voltage Characteristic.




Figure 5. Relative Luminous Intensity vs. DC Forward Current.

For a Detailed Explanation on the Use of Data Sheet Information and Recommended Soldering Procedures, See Application Note 1005, Page 464.

#### ELECTRICAL

The 5082-7600 series of display products ere arrays of eight light emitting diodes which are optically magnified to form seven individual segments plus a decimal point.

The diodes in these displays utilize a Gailium Arsenlde Phosphide junction on a Gallium Phosphide substrate to produce high efficiency red and yellow emission spectra and a Gallium Phosphide junction for the green.

These display devices are designed tor strobed operation. The typical forward voltage values, scaled from Figure 4, should be used for calculating the current limiting resistor values and typical power dissipation. Expected maximum VF values for the purpose of driver circuit design and

maximum power dissipation may be calculated using the following V<sub>F</sub> models,

 $V_F = 1.75V + i_{PEAK} (38\Omega)$ For IPEAK  $\geq 20mA$ 

 $V_F = 1.60V + I_{DC} (45\Omega)$ For 5mA  $\leq I_{DC} \leq 20$ mA

All of the colored display products should be used in conjunction with contrast enhancing filters. Some suggested contrast filters: for red displays, Panelgraphic Scarlet Red 65 or Homalite 1670; for yellow displays, Panelgraphic Yellow 27 or Homalite (100-1720, 100-1726); for green, Panelgraphic Green 48 or Homalite (100-1440, 100-1425). Another excellent contrast enhancement material for all colors is the 3M light control tilm.



# .43 INCH SEVEN SEGMENT DISPLAYS

HIGH EFFICIENCY RED · 5082-7650 SERIES YELLOW · 5082-7660 SERIES

GREEN • 5082-7670 SERIES

TECHNICAL DATA MARCH 1980

## **Features**

- LARGE OIGIT
   Viewing up to 6 meters (19,7 feet)
- CHOICE OF 3 BRIGHT COLORS High Efficiency Red Yellow Green
- LOW CURRENT OPERATION
   As Low as 3mA per Segment
   Designed for Multiplex Operation
- EXCELLENT CHARACTER APPEARANCE Evenly Lighted Segments Wide Viewing Angle Body Color Improves "Off" Segment Contrast
- EASY MOUNTING ON PC BOARO OR SOCKETS

Industry Standard 7.62mm (.3") OIP Leads on 2.54mm (.1") Centers

 CATEGORIZEO FOR LUMINOUS INTENSITY; YELLOW AND GREEN CATEGORIZEO FOR COLOR

Lice of Like Categories Modes a

Use of Like Categories Yields a Uniform Olsplay

- IC COMPATIBLE
- MECHANICALLY RUGGED



# Description

The 5082-7650, -7660, and -7670 series are large 10.92mm (.43 in.) Red, Yellow, and Green seven segment displays. These displays are designed for use in instruments, point of safe terminals, clocks, and appliances.

The -7650 and -7660 series devices utilize high efficiency LEO chips which are made from GaAsP on a transparent GaP substrate.


The -7670 series devices utilize chips made from GaP on a transparent GaP substrate.


## **Devices**


Part No. 5082-	Cotor	Description	Package Drawing
-7650	High Efficiency Red	Common Anode Left Hand Decimal	A
-7651	High Efficiency Red	Common Anode Right Hand Decimal	В
-7653	High Efficiency Red	Common Cethode Right Hand Decimal	C
-7656	High Efficiency Red	Universal Overflow ±1 Right Hand Decimal	D
-7660	Yellow	Common Anode Left Hand Decimal	A
-7661	Yellow	Comon Anode Right Hand Decimal	В
-7663	Yellow	Common Calhode Right Hand Decimal	С
-766 <del>6</del>	Yellow	Universal Overflow ±1 Aight Hand Decimal	D
-7670	Green	Common Anode Left Hand Decimal	A
-7671	Green	Common Anode Right Hand Decimal	В
-7673	Green	Common Calhode Right Hand Decimal	С
-7676	Green	Universal Overflow ±1 Right Hand Decimal	P

Note: Universal plnout brings the anode end cathode of each segment's LED out to separate pins, see internal diagram D.


# Package Dimensions








FRONT VIEW





-767D .767A CATHODE CATHODE ANODE-CATHOOFA CATHODE ! CATHODE-1 ANODE-1 ANODE-d ANODE [2] ANODELA CATHODE(6) NO PIN NO PIN NO PIN NO FIN CATHODE-c CATHODE-MO'PIN NO SIN NOTEIN CATHOOF-In NO CONNUE NO CONN.353 ANODE-CATHODE« CATHODE-ANODE« ANODE-c CATHODE-6 NO CONN. P CATHODE ANODE-de CATHOOS-do CATHODE-c 10 CATHODEC ANODE-c CATHODES 11 CATHODE 0 GATHODE-0 ANODE-CATHODE-12 NO PIN NO.PIN NO PIN NO PIN 13 CATHODES CATHODES ANODES ANGOPIA ANODELL ANODE!S!


SIDE VIEW


#### NOTES:


- Dimensions in millimeters and linches).
   All untoleranced dimensions are for
- reference only.


  3. Redundant anodes.
- 4. Unused dp position.
- 5. See Internal Circuit Diagram.
- 5. Redundant calhode.

# Internal Circuit Diagram









# Absolute Maximum Ratings

 Average Power Dissipation Per Segment or D.P. [1] (TA)=50°C)
 81mW

 Operating Temperature Range
 -40°C to ±85°C

 Storage Temperature Range
 -40°C to ±85°C

 Peak Forward Current Per Segment or D.P. [1] (TA=50°C)
 60mA

 DC Forward Current Per Segment or D.P. [1] (TA=50°C)
 20mA

 Reverse Voltage Per Segment or D.P.
 6.0V

 Lead Soldering Temperature
 280°C for 3 Sec

 [1.59mm (1/16 Inch) below seating plane [4]]

Notes: 1. See power derating curve (Fig.2), 2. Derate average current from 50° C at 0.4mA/° C per segment. 3. See Maximum Tolerable Segment Peak Current vs. Pulse Duretion curve, (Fig. 1), 4. Clean only in water, isopropenol, ethanol, Freon TF or TE (or equivelent) end Genesoly DI-15 or DE-15 (or equivalent).

# Electrical/Optical Characteristics at T<sub>A</sub>=25°C

#### HIGH EFFICIENCY RED 5082-7650/-7651/-7653/-7656

Parameter	Symbol	Test Condition	Min.	Тур.	Max.	Units
Luminous Intensity/Segment 167	-	5mA D.C.	135	300		μсσ
	I,	20mA D.C.		1720	كأنكا	μοσ
(Digit Average)		60mA Pk: 1 of 6 Duty Factor		97.0		μcd
Peak Wavelength	<b>APEAK</b>			635		กเก
Dominant Wavelength <sup>15</sup>	λ <sub>d</sub>			626		nm
Forward Voltage/Segment or D.P.	V <sub>F</sub>	$I_F = 5mA$		1.7		
		$t_F = 20 \text{mA}$		2.0	2.5	V
		4 <sub>F</sub> = 60mA		-2.8		
Reverse Current/Segment or D.P.	l <sub>R</sub>	V <sub>R</sub> = 6V		10		μА
Response Time ISI	t <sub>r</sub> , t <sub>r</sub>			90		ns
Temperature Coefficient of V <sub>P</sub> /Segment or D.P.	ΔV <sub>F</sub> /°C			-2.0		mV/°C
Thermal Resistance LED Junction-to-Pin	R∂J-PIN			282		°C/W/ Seg

#### YELLOW 5082-7660/-7661/-7663/-7668

Parameter	Symbol	Test Condition	Min.	Тур.	Max.	Unita
Luminous Intensity/Segment [5]		5mA D.C.	100	250		μcd
	E,	20mA D.C.		1500		доб
(Digit Average)		60mA Pk: 1 of 6 Duty Factor		925		деб
Peak Wavelength	APPAR			583		nm
Dominant Wavelength 6,7	Aq			585		กกา
Forward Voltage/Segment or D.P.	VF	t <sub>F</sub> = 5mA		1.8		
		$I_F = 20 \text{mA}$		2.2	2.5	V
		I <sub>F</sub> = 60mA		3.1		
Reverse Current/Segment or D.P.	I <sub>B</sub>	V <sub>R</sub> = 6V				μА
Response Time (6)	t <sub>ii</sub> t <sub>i</sub>			90		ns
Temperature Coefficient of V <sub>1</sub> /Segment or D.P.	V <sub>F</sub> /°C			-2.0		mV/°C
Thermal Resistance LEO Junction-to-Pin	RøJ-PIN			. 282		°C/W/ Seg

## GREEN 5082-7670/-7671/-7673/-7676

Parameter	Symbol	Test Condition	Min.	Тур.	Max.	Units
Luminous Intensity/Segment [5]		10mA D.C.	125	250		μcd
	1,	20mA D.C.		640		μcd
(Digit Average)		60mA Pkt 1 of 6 Duty Factor	·	450		μcd
Peak Wavelength	APEAR			565		nm
Dominant Wavelength <sup>[6,7</sup> i	λο			572		nm
Forward Voltage/Segment or D.P.	VE	I <sub>F</sub> = 10mA		1,9		
		I <sub>F</sub> = 20mA		2.2	2.5	V
<u></u>		$I_F = 60 \text{mA}$		2.9		
Reverse Current/Segment or D.P.	l <sub>E</sub>	Vn = 6V		10		μΑ
Response Time 6:	t <sub>ri</sub> t <sub>r</sub>			90		ns
Temperature Coefficient of V <sub>I</sub> /Segment or D.P.	∆V <sub>F</sub> /°C			-2.0		mV/*0
Thermal Resistance LED Junction-to-Pin	R∂3-PIN			282		°C/W/ Seg

- 5. The digits are categorized for luminous intensity with the intensity category designated by a latter located on the right hand side of the package.
- The dominant wavelength, Ad, is derived from the C.I.E. Chromellotty Diagram and is the single wavelength which delines the color at the device,
   The 5082-7660/-7670 series yellow/green displays are categorized as to dominant wavelength with the category designated by a number adjacent to the intensity category letter.
   Time for a 10%-50% change of light intensity for step change in surrent




Figure 1, Maximum Tolerable Peak Current vs. Pulse Duration,




Figure 2, Maximum Allowable DC Current per Segment vs. Ambient Temperature. Deretings Based on Maximum Allowed Thermal Hesistance Velues, LED Junction-to-Ambient on a per Segment Basis. T\_iMAX=100°C




Figure 3. Relative Luminous Efficiency (Luminous Intensity per Unit Current) vs. Paak Segment Current.




Figure 4. Forward Current vs. Forward Voltage Characteristic.




Figure 5. Relative Luminous Intensity ve. DC Forward Current

For a Detailed Explanation on the Use of Data Sheet Information and Recommended Soldering Procedures, See Application Note 1005, Page 464.

#### ELECTRICAL

The 5082-7600 series of disptay products are arrays of eight light emitting diodes which are optically magnitied to form seven individual segments plus a decimal point.

The diodes in these displays utilize a Galtium Arsenide Phosphide junction on a Gallium Phosphide substrate to produce high efficiency red and yellow emission spectra and a Gallium Phosphide junction for the grean.

These display devices are designed for strobed operation. The typical forward voltage values, scaled from Figure 4, should be used for calculating the current limiting resistor values and typical power dissipation. Expected maximum VF values for the purpose of driver circuit design and maximum power dissipation may be calculated using the

following VF models:

 $V_F = 1.75V + I_{PEAK} (38\Omega)$ For  $I_{PEAK} \ge 20mA$ 

 $V_F = 1.60V + I_{DC} (45\Omega)$ For 5mA  $\leq I_{DC} \leq 20mA$ 

All of the colored display products should be used in conjunction with contrast enhancing filters. Some suggested contrast filters: for red displays, Panelgraphic Scarlet Red 65 or Homalite 1670; for yellow displays, Panelgraphic Amber 23 or Homalite (100-1720, 100-1726); for graan, Panelgraphic Green 48 or Homalite (100-1440, 100-1425). Another axcallent contrast enhancement material for all colors is the 3M light confrol film.



# 7.6 /10.9 mm (0.3/0.43 INCH) SEVEN SEGMENT DISPLAYS FOR HIGH LIGHT AMBIENT CONDITIONS HIGH EFFICIENCY RED HOSP-3530/3730 SERIES YELLOW HOSP-4030/4130 SERIES

TECHNICAL DATA MARCH 1980

#### **Features**

- HIGH LIGHT OUTPUT
   Typically 2300 µcd/Segment at 100mA Peak, 20mA Average
   Designed for Multiplex Operation
- CHOICE OF TWO COLORS High Etficiency Red Yellow
- EXCELLENT CHARACTER APPEARANCE Evenly Lighted Segments
   Wide Viewing Angle
   Gray Body Color for Optimum Contrast
- EASY MOUNTING ON PC BOARD OR SOCKETS Industry Standard 7.62mm (0.3 In.) DIP Leads on 2.54mm (0.1 In.) Centers
- CATEGORIZED FOR LUMINOUS INTENSITY;
   YELLOW CATEGORIZED FOR COLOR
   Use of Like Categories Yields a Uniform Display
- IC COMPATIBLE
- MECHANICALLY RUGGED



# Description

The HDSP-3530/4030 and -3730/4130 series are 7.62/10.92mm (0.3/0.43 in.) high efficiency red and yellow displays designed for use in high light ambient conditions. These displays are designed for use in instruments, airplane cockpits, weighing scales, and point of sale terminals.

The HDSP-3530/4030 and -3730/4130 series devices utilize high efficiency LED chips, which are made from GaAsP on e transparent GaP substrate. The active junction area is larger than that used in the 5082-7610/7620/7650/7860 series to permit higher peak currents,

## **Devices**

Part No. HDSP-	Color	Description	Package Drawing	
3530	High Efficiency Red	7.6mm Common Anode Left Hand Decimal	Α	
3531	High Efficiency Red	7.6mm Common Anode Right Hand Decimal	В	
3533	High Efficiency Red	7.6mm Common Cathode Right Hand Decimal	С	
3536	High Efficiency Red	7.6mm Universal Overflow ±1 Right Hand Decimal	٥	
4030	Yellow	7.6mm Common Anode Left Hand Decimal	Α	
4031	Yellow	7.6mm Common Anode Right Hand Decimal	8	
4033	Yellow	7.6mm Common Cathode Right Hand Decimal	Č	
4036	Yellow	7.6mm Universal Overflow ±1 Right Hand Decimal	D	
3730	High Efficiency Red	'10.9mm Common Anode Left Hand Decimal	ε	35
3731	High Elficiency Red	10.9mm Common Anode Right Hand Declmal	F	
3733	High Efficiency Red	10.9mm Common Cathode Right Hand Decimal	G	
3736	High Efficiency Red	10.9mm Universal Overflow ±1 Right Hand Decimal	H	
4130	Yellow	10.9mm Common Anode Left Hand Decimal	E	
4131	Yellow	10.9mm Common Anode Right Hand Decimal	F	-
4133	Yellow	10.9mm Common Cathode Right Hand Declmal	G	
4136	Yellow	10.9mm Universal Overflow ±1 Right Hand Decimal	H	40

Note: Universal pinout brings the anode and calhode of each segment's LED out to separate pins. See internal diagrams D and H.


# Absolute Maximum Ratings (All Products)

Average Power Dissipation Per Segment or DP (TA=50°C)
Operating Temperature Range40°C to +85°C
Storage Temperature Range40° C to +85° C
Peak Forward Current Per Segment or DP (TA = 50° Cl <sup>(2)</sup>
(Pulse Width = 1.25ms)
DC Forward Current Per Segment or DP (Ta=50° C)(1)

Notes: 1. Derate maximum DC current above TA=50°C at 0.51 mA/°C per segment, see Figure 2. 2. See Figure 1 to establish pulsed operating conditions.


below seating plane) ......

# Package Dimensions (HDSP-3530/4030 Series)




Reverse Voltage Per Segment or DP ........ Lead Soldering Temperature (1.6mm [1/16 inch]


	Δ.	8	e	
PIN	-35307-4830	3531/-4631	-3533/-4033	-3538/-4036
1	CATHODE	CATHODE	CATHODE(6)	ANODE-d
2	CATHODS-I	CATHODE4	ANODE-1	NOFIN
3	ANGDERSE	ANODEDI	ANDDE-g	. CATHODE d
4	NO PIN	NO PIN	ANODE :	CATHODE e
£	NO PIN	ND PIN	ANDDE-d .	CATHODE 4
5	CATHODE-dp	NO CONN.353	CATHODEIS	ANODE-s
7	CATHODE-e	CATHODE-e	ANDDE-dp	ANODE-c
8	CA1HOBE-d	CATHODE-8	ANDDE-c	ANODE-dp
8	NO CONNUM	CA1HODE-dp	ANDDES	NO PIR
10	CA1HODE-c	CATHODE-6.	ANDDE	CATHULE-di
11	CATHODE <sub>9</sub>	CATHODEs		CATHODES
12	NO PIN	NO PIN		CATHODE-
13	CA1HODE-b	CATHODE-b		ANODE
14	ANODE(3)	ANODEISI		. ANOBE-6




# Internal Circuit Diagram (HDSP-3530/4030 Series)


Unused de position










Redundant cethode. See part number table for L.H.D.P. end R.M.O.P. designation.
For HDSP-4030 series product only.



# Package Dimensions (HDSP-3730/4130 Series)







E, F, G, H SIDE VIEW


			G	14
PIN :	3730/4130	-3731/-4131	-3133/-6133	3736/-4136
1	CATHODE	CATHODE	ANODE 8	CATHODE
2	CATHODE	CATHODE-I	ANODE F-	ANODE &
3	ANODE133	ANODEIS	CATHODEisl	NO PIN
4	NIS CHI	NO FIN	NO PIN	CA1HODE-C
5	NIG DIN	NO PIN	ND PIN	CATHODE+
6	CATHODE-da	NO CONN. 15	NO CONNESS.	ANODE-
?	CATHODE ◆	CATHODE	ANODE-	ANODE:
8	CATHODE	CATHODEd	ANODE	ANDDE dp
9	NO CONN. SI	CATHODE-dp	ANODE-dp	CATHODE-4
10	CA1HODE-c	CATHODE-C	ANDOE-c	CATHODE-b
11 .	CATHODE	CATHODE-g	ANODE-g	CA1HODE-
32	NO PIN	NO PIN	NO PIN	NO PIN
13	CATHDDES	CATHODE-6	ANODE-6.	ANODE
14	ANODEISI	ANODEISI	CATHODERS.	ANODE

#### NOTES:

- NO JES:
  1. Dimensions in millimeters and (inches).
  2. All untoleranced dimensions are for reference only.
  3. Redundant anodes.
  4. Unused dip position.
  5. Ball division Committees.

- See Internal Circuit Clagrem
   Redundant cathods.
   For HD5P-4130 series product only.

# Internal Circuit Diagram (HDSP-3730/4130 Series)



# Electrical/Optical Characteristics at TA=25°C

### HIGH EFFICIENCY RED HDSP-3530/-3531/-3533/-3536/-3730/-3731/-3733/-3736

Parameter		Symbol	Test Condition	Min.	Typ.	Max.	Units
Luminous Intensit		lv	100mA Pk; 1 of 5 Duty Factor	1000	2300		ред
(Digit Average)	*	3.8.	20mA DC	1984-11	1800	·,	μcd
Peak Wavelength		) PEAK			635	1	., nm
Dominant Wavele	ngth <sup>[4]</sup>	λd			626		nm -
Forward Voltage/	Segment or D.P.	.¥ε ;	IF = 100mA		.2.55	3.3	V
Reverse Current/S	Segment or D.P.	la la	V <sub>R</sub> = 6V		10		μА
Response Time, F	tise and Fallish	tr, tı	4		3300		ns
Temperature Coe	fficient of V <sub>F</sub> /Segment or D.P.	7At\c	i <sub>F</sub> = 100mA		-1.1		mV/°C
Thermal Resistan	ce LED Junction-to-Pin	P∂J-PIN	ige 1		-282		°C/W/ Seg

#### YELLOW HDSP-4030/-4031/-4033/-4036/-4130/-4131/-4133/-4136

Parameter	Symbol	Test Condition	Min.	Тур.	Max.	Units
Luminous Intensity/Segment <sup>(3)</sup>	≟av.	100mA Pk: 1 of 5 Duty Factor	1000	2700		μcd
(Digit Average)		20mA DC		2100		μcd
Peak Wavelength	APEAK	2.42		583		ri ma
Dominant Wavelength <sup>(4,5)</sup>	λd	_		585	1 X X X	'nm
Forward Voltage/Segment or D.P.	VF	1∈ = 100mA	200	2.6	3.3	V
Reverse Current/Segment or D.P.	I <sub>B</sub>	Va = 6V		10		μА
Response Time, Rise and Fall 167	t <sub>ri</sub> ti 🗟			200	ist.	ns
Temperature Coefficient of VF/Segment or D.P.	JVF/ C	lr = 100mA		-1.1		mV/°C
Thermal Resistance LED Junction-to-Pin	Roj-rin			282		≈ C/W/ Seg

#### NOTES

- 3. The digits are categorized for luminous Intensity with the Intensity category designated by a letter located on the right hand side of the mackage.
- 4. The dominant wavelength, Ad, is derived from the CIE chromaticity diagram and is that single wavelength which defines the color of the device.
- The HDSP-4030/-4130 series yellow displays are categorized as to dominant wavelength with the category designated by a number adjacent to the intensity category letter.
- 6. The rise and fall limes are for a 10%-90% change of light Intensity to a step change in current.

#### ELECTRICAL

The HDSP-3530/3730/4030/4130 series of display devices are composed of eight light emitting diodes, with the light from each LED optically stretched to form individual segments and a decimal point. The LEDs have a large area P-N junction diffused into a GaAsP epitaxial layer on a GaP transparent substrate.

These display devices are designed for strobed operation at high peak currents. The typical forward voltage values, scalad from Figure 4, should be used for calculating the

current limiting rasistor values and typical power dissipation. Expected maximum VF values for the purpose of driver circuit design and maximum power dissipation may be calculated using the following VF models:

$$V_F = 2.15V + I_{PEAK} (11.5\Omega)$$

For IPEAK ≥ 30mA

 $V_F = 1.9V + I_{DC} (19.8\Omega)$ 

For 10mA ≤ Ipc ≤ 30mA

Temperature dereted strobed operating conditions are obtained from Figures 1 and 2. Figure 1 relates pulse duration (tp), refresh rate (f), end the ratio of meximum peek current to meximum dc current (IPEAK MAX/IDC MAX). Figure 2 prasents the maximum ellowed dc current vs. embient temperature. To most effectively use Figures 1 and 2, perform the following steps:

- Determine desired duty factor, DF. Exemple: Five digits. DF = 1/5
- Determine desired refresh rate, t. Use duty tactor to celculate pulse duration, tp. Note: DF = f·tp. Example: t = 1 kHz, tp = 200 µs
- Enter Figure 1 et the celculated t<sub>p</sub>, Move vertically to the refresh rete line end record the corresponding value of IPEAK MAX/IDC MAX.
  - Exemple: At  $t_p = 200 \mu s$  and t = 1 kHz, IPEAK MAX/IDC MAX = 4.0
- 4. From Figure 2, determine Ipc MAX, Note: Ipc MAX is dereted above  $T_A = 50 ^{\circ} \, \text{C}.$
- Example: At T<sub>A</sub> = 60° C, I<sub>DC</sub> MAX = 25mA
- Calculate IPEAK MAX from IPEAK MAX/IDC MAX ratio end calculate IAVG from IPEAK MAX and DF.
  - Example: (PEAK MAX = (4.0) (25mA) = 100mA peak. (AVG = (1/5) (100mA) = 20mA evarage.

The ebove celculations determine the maximum ellowed strobing conditions. Operation at a reduced peak current and/or pulse width may be desireble to edjust displey light output to match ambient light level or to reduce power dissipetion to insure even more reliable operation.

Refresh rates of 1 kHz or fester provide the most efficient operation resulting in the maximum possible time average luminous intensity.

The time average luminous intensity may be calculated using the relative efficiency cheracteristic of Figure 3,  $\eta_{\rm IPEAK}$ , and edjusted for operating ambient temperature. The time average luminous intensity at Ta=25°C is calculated as follows:

IV TIME AVS = 
$$\left[ \begin{array}{c} \frac{\text{IAVG}}{20\text{mA}} \end{array} \right] \left[ \begin{array}{c} \eta_{\text{IPEAK}} \end{array} \right] \left[ \begin{array}{c} \text{IV pata sheet} \end{array} \right]$$

Example: For HDSP-4030 series

$$\eta_{\text{IPEAK}} = 1.00 \text{ at } \text{IPEAK} = 100 \text{mA}$$

$$l_{V \text{ TIME AVG}} = \left[\frac{20\text{mA}}{20\text{mA}}\right] \left[1.00\right] \left[2.7\text{mcd}\right] = 2.7\text{mcd/segment}$$

The time average luminous intensity may be edjusted for operating ambient temperature by the following exponential equation:

$$[V (TA) = [V (25^{\circ}C) e^{[K | TA + 25^{\circ}C]}]$$

Device	К
-3530/3730 Series	-0.0131/°C
-4030/4130 Series	-0.0112/°C

Example: Iv (70°C) = (2.7mcdl e<sup>[.0.0112 (70.25]]</sup>= 1.63mcd/segment

#### MECHANICAL

These devices ere constructed utilizing a lead trame in a standard DIP package. The LED dice are attached directly to the leed trame. Therefore, the cethode leads are the direct thermal end mechanical stress peths to the LED dice. The absolute maximum ellowed junction temperature, TJ MAX, is 100°C. The maximum power ratings have been established so that the worst cese VF device does not exceed this limit. For most relieble operation, it is recommended that the device pin-to-ambient thermal resistance through the PC board be less then 320°C/W per segment. This will then establish a maximum thermal resistance LED junction-to-ambient of 602°C/W per segment.

These display devices may be operated in emblent temperatures above  $+50^{\circ}\mathrm{C}$  without derating when instelled in a PC board configuration that provides a thermal resistance to embient value less than 602° C/W/ Segment. See Figure 6 to determine the maximum ellowed thermal resistance for the PC board,  $\mathrm{R}_{\mathrm{PC-A}}$ , which will permit nonderaled operation in a given embient temperature.

To optimize device optical performance, specially developed plastics are used which restrict the solvents that may be used for cleaning. It is recommended that only mixtures of Freon (F113) and alcohol be used for vapor cleaning processes, with an immersion time in the vapors of less then two (2) minules maximum. Some suggested vapor cleaning solvents ere Freon TE, Genesolv DI-15 or DE-15. Arklone A or K. A 60°C (140°F) water cleaning process may also be used, which includes a neutralizer rinse (3% emmonia solution or equivalent), a surfactant rinse (1% detergent solution or equivalent), a hol water rinse and e thorough air dry. Room temperature cleaning may be accomplished with Freon T-E35 or T-P35, Ethanol, isopropanol or water with a mild detergent.

#### CONTRAST ENHANCEMENT

The objective of contrast enhancement is to provide good display readability in the end use ambient fight. The concept is to employ chrominance contrast techniques to enhance readability by having the OFF-segments blend into the display background and have the ON-segments stand out vividly against this same background. Therefore,

these display devices are assembled with a gray package and untinted encapsulating epoxy in the segments.

Contrast enhancement in bright amblents may be achieved by using a neutral density gray filter such as Panelgraphic Chromafilter Gray 10. Additional contrast enhancement may be achieved by using the neutral density 3M Light Control Film (louvered filter).




Figure 1, Maximum Allowable Peak Current vs. Pulse Duration,




Figure 2. Maximum Allowable DC Current per Segment vs. Ambient Temperature. Deretings Based on Maximum Allowable Thermal Resistance Values, LED Jouction to Ambient on a per Segment Basis. TJMAX-180°C.




Figure 3. Rejetive Efficiency (Luminous juteneity per Unit Current) vs. Peak Segment Current,




Figure 4. Peak Forward Segment Current vs. Peak Forward Voltege.





Figure 5. Relative Luminous luteusity vs. DC Forward Current.

For a Detailed Explanation on the Use of Data Sheet Information and Recommended Soldering Procedures, See Application Note 1005, Page 464.



# 0.3 INCH RED SEVEN SEGMENT DISPLAY

5082-7730 SERIES 5082-7740

TECHNICAL DATA MARCH 1980

## **Features**

- 5082-7730
   Common Anode
   Left Hand O.P.
- 5082-7731
   Common Anode
   Right Hand O.P.
- 5082-7736

Polarity and Overflow Indicator Universal Pinout Right Hand D.P.

- 5082-7740
   Common Cathode Right Hand O.P.
- EXCELLENT CHARACTER APPEARANCE Continuous Uniform Segments Wide Viewing Angle High Contrast
- IC COMPATIBLE
   1.8V dc per Segment
- STANDARD 0.3" OIP LEAO CONFIGURATION PC Board or Standard Socket Mountable



# Description

The HP 5082-7730/7740 series devices are common anode LED displays. The series includes a left hand and a right hand decimal point numeric display as well as a polarity and overflow indicator. The targe 7.62 mm (0.3 in.) high character size generates a bright, continuously uniform seven segment display. Designed for viewing distances of up to 3 meters (9.9 feet), these single digit displays provide a high contrast ratio and a wide viewing angle.


The 5082-7730 series devices utilize a standard 7.62 mm (0.3 in.) dual-in-line package configuration that permits mounting on PC boards or in standard IC sockets. Requiring a low forward voltage, these displays are inherently IC compatible, allowing for easy integration into electronic instrumentation, point of sale terminals, TVs, radios, and digital clocks.

## Devices


Part No. 5082-	Description	Package Drawing
7730	Common Anode Left Hand Decimal	A g
7731	Common Anode Right-Hand Decimal	В
7736	Universal Overflow ±1 Right Hand Decimal	c '·
7740	Common Cathode Right Hand DecImal	D

Note: Universal pinout brings the anode and cathode of each segment's LED out to separate pine. See internal diagram C.


# Package Dimensions





		FUNCTION		
	A	В	C	0
MN	-7730	-7731	-7736	-7740
1	CATHOOS-4	CATHODE-L	ANODE-6	CATHODE
2	CATHODE4	CATHOOE4	NO PINÉ ·	ANODE4 -
3	ANODE[3]	ANDOE!3	CATHODE-d	ANODE-g
4	ND PIN	NO PIN	CATHODE-c	ANODE-e
5	NO PIN	NO PIN	CATHODE-4	ANODE-d
5	CATHODE-dp	NO CONSESS.	ANODE-e	CATHODE
7	CATHODE-	GATHODE-€	ANODE-c	ANODE-da
. 6	CATHODE-d	CATHODE-4	ANODE-dp	ANODE-c
9	ND CONN.[5]	CATHODE-8p	NOPIN	ANODE-6
10	CATHODE-c	CATHODE-c	CATHODE-dp	ANODE+
11	CATHODE-g	CATHODE-2	CATHODE-6	
12	NO PIN	NO PIN	CATHODE+	
13	CATHODE-b	CATHODES	ANODE4	
14	ANODEISI	ANDOE(3)	ANODES	




# Internal Circuit Diagram









# Absolute Maximum Ratings

Average Power Dissipation Per Segment or D.P. <sup>11</sup> (TA=50°C) 65m	W
Operating Temperature Range40°C to +85°	С
Storage Temperature Range40°C to +85°	
Peak Forward Current Per Segment or D.P. (TA=50°C)	Α
Average Forward Current Per Segment or D.P. (1,2) (TA=50°C)	Α
Reverse Voltage Per Segment or D.P 6.0	W
Lead Soldering Temperature 260°C for 3 Se	
[1.59mm (1/16 inch) below seating plane [4]	1

Noise: 1. See power derating curve (Fig.2). 2. Derate DC current from 50°C at 0.43mA/°C per segment.

3. See Fig. 1 to establish pulsed operating conditions, 4. Glean only in water, leopropanol, ethanol, Fren TF or TE (or aquivalent) and Generally Di-15 or DE-15 (or aquivalent).

#### Electrical/Optical Characteristics at T<sub>a</sub>=25°C

Description	Symbol	Test Condition	Mln.	Тур.	Max.	Untts
Luminous Intensity/Segment (2)	lv	I <sub>PEAK</sub> = 100mA 10% Duty Cycte		200	. (18)	μcd
(Digit Average)		I <sub>F</sub> = 20mA	100	350		
Peak Wavelength	APEAK	- 30		655		nm
Dominant Wavelength (?)	λσ			640		nm
Forward Voltage, any Segment or D.P.	V <sub>F</sub>	1F = 20mA		1.6	2,0	V
Reverse Current, any Segment of D.P.	I <sub>R</sub>	V <sub>R</sub> = 6V		10	9	μΑ
Rise and Fall Time (3)	$t_n t_\ell$			10		ns
Temperature Coefficient of Forward Voltage	∆V <sub>F</sub> /°C			-2.0		mV/⁴C
Thermal Resistance LED Junction-to-Pin	ReJ-PIN		-1	282		*C/W/ Seg

#### Notes

- 1. The digits are categorized for luminous intensity with the intensity category designated by a letter located on the right hand alde of the package.
- The dominant wavelength, \(\lambda\_t\) is derived from the CIE Chromaticity Diagram and is that single wavelength which defines the color of the device.
   Time for a 10% 90% change of light intensity for step change in current.

#### Time for a 10% > 90% change of light intensity for step change in current

#### **ELECTRICAL**

The HDSP-7730/7740 series of display devices are composed of eight light emitting diodes, with the light from each LED optically stretched to form individual segments and a decimal point. The LEDs have the P-N junction diffused into a GaAsP epitaxial layer on a GaAs substrate.

These display devices are designed for strobed operation at high peak currents. The typical torward voltage values, scaled from Figure 4, should be used tor calculating the current limiting resistor values and typical power dissipation. Expected maximum VF values for the purpose

of driver circuit design may be calculated using the following V<sub>F</sub> model:

$$V_F = 1.55V + I_{PEAK} (7\Omega)$$
  
For 5mA  $\leq I_{PEAK} \leq 150$ mA

#### CONTRAST ENHANCEMENT

The 5082-7730/7740 series display may be effectively tiltered using one of the following filter products: Homalite H100-1605: H 100-1804 (purple); Panelgraphic Ruby Red 60: Dark Red 63: Purple 90; Plexiglas 2423; 3M Brand Light Control Film for daylight viewing.




Figure 1, Maximum Tolerable Peak Current vs. Pulse Duration.




Figure 2. Maximum Allowable DC Correct
Dissipation per Segment as a Function
of Amblent Temperature.




Figure 4. Forward Current vs. Forward Voitage.




Figure 3. Relative Efficiency (Luminous Intensity per Unit Current) versus Peak Corrent per Segment.




Figure 5. Relative Luminous Intensity vs. DC Forward Current

For a Detailed Explanation on the Use of Data Sheet Information and Recommended Soldering Procedures, See Application Note 1005, Page 464.



# .43 INCH RED SEVEN SEGMENT DISPLAY

5082-7750 SERIES 5082-7760

TECHNICAL DATA MARCH 1980

#### **Features**

- 5082-7750
   Common Anode Left Hand D.P.
- 5082-7751 Common Anode Right Hand D.P.
- 5082-7756
   Polarity and Overflow indicator Universal Pinout
   Right Hand D.P.
- 5082-7760
   Common Cathode
   Right Hand D.P.
- LARGE DIGIT
   Viewing Up to 6 Meters (19.7 Feet)
- EXCELLENT CHARACTER APPEARANCE Continuous Uniform Segments Wide Viewing Angle High Contrast
- IC COMPATIBLE
- STANDARD 7.62mm (.3 in.) DIP LEAD CONFIGURATION
   PC Board or Standard Socket Mountable
- CATEGORIZED FOR LUMINOUS INTENSITY
   Assures Uniformity of Light Output from
   Unit to Unit within a Single Category



#### Description

The 5082-7750/7760 series are large 10.92mm (.43 ln.) GaAsP LEO seven segment displays. Designed for viewing distances up to 6 meters (19.7 feet), these single digit displays provide a high contrast ratio and a wide viewing angle.


These devices utilize a standard 7.62mm (.3 in.) duel-inline package configuration that permits mounting on PC boards or in standard IC sockets. Requiring a low forward voltage, these displays are inherently IC compatible, allowing for easy integration into electronic instrumentation, point of sale terminals, TVs, radios, and digital clocks.


#### **Devices**


Part No. 5082-	- 5.5.	Description	Package Drawing
-7750		Common Anode Left Hand Decimal	A
-7751		Common Anode Right Hand Decimal	8
-7756	·	Universal Overflow ±1 Right Hand Decimal	С
∹7760		Common Cathode Right Hand Decimal	D

Note: Universal planut brings the anode and cathode of each asgment's LED out to separate plans. See Internal diagram C.

# Package Dimensions








FRONT VIEW





			111071	
PISI	Д	8	С	D
FIN	-7750	-7751	-7756	-7760
1	CATHODE &	CATHODE:	CATHODE-d	ANODE-
2	CATHODE-F	CATHOOE	ANODE-a	ANODE-1
3	ANODE[3]	ANODEG	NO PIN	CATHODE[6]
6	NO PIN	NO PIN	CATHODE-c	NO PIN
5	NO PIN ·	NO PIN	CATHODE®	NO PIN
8	CATHODE-Sp	NO CONN IST	ANODE-0	NO CONN. IN
2	CATHODE-e	CATHODE 4	ANODE-c	ANODE e
8	CATHODE-d	CATHODER	ANODE-dp	ANODE-d
3	NO CONNIGE	CATHODE dp	CATHODE-dp	ANODE-dp
10	CATHODE-€	CATHODE-6	CATHODE-6	ANQOE-c
11	CATHODE-E	CATHODE-0	CATHODE-R	ANODE-9
12	NO PIN	NO PIN	NO PIN	NO PIN
13	CATHODE 6	CATHODE 6	ANODE-e	ANODE-b.
14	ANODE[3]	ANODEDI	ANODE-6	CATHODE


END VIEW


#### NOTES:


- Dimensions in millimeters and linchest.
   All unfoleranced dimensions are low reference only.
   Redundant enodes.


- 4. Unused of position.
  5. See Internal Circuit Disgram.
  6. Redundant cathodar.

#### Internal Circuit Diagram









### **Absolute Maximum Ratings**

Average Power Dissipation Per Segment or D.P. 11 (Ta=50° C)	65mW
Operating Temperature Range	-40° C to +85° C
Mountain Transporter Supply	-40° C to +85° C
Peak Forward Current Per Segment or D.P (3) (TA=50°C)	150mA
OC Forward Current Per Segment or D.P. (1,2) (TA=50°C)	25mA
Reverse Voltage Per Segment or D.P	, 6.0V
Lead Soldering Temperature	260°C for 3 Sec
(1.59mm (1/16 inch) below	v seating plane(4))

Notes: 1. See power deteling curve (Fig.2), 2. Derate average current from 50°C at 0.43mA/°C per segment. 3. See Meximum Tolerable Segment Peak Current vs. Pulse Duration curve, (Fig. 1), 4. Clean only in water, isopropanol, ethanoi, Freon TF or TE (or equivalent) and Genesoly DI-15 or DE-15 (or equivalent).

#### Electrical/Optical Characteristics at T<sub>△</sub>=25°C

Description	Symbol	Test Condillon	Min.	Тур.	Max,	Units
Luminous intensity/Segment (2)	ty	I <sub>PEAK</sub> = 100mA 12.5% Duty Cycle		350		μcd
(Digit Average)		I <sub>F</sub> = 20mA	150	400		
Peak Wavelength	APEAK			655		ពភា
Dominant Wavelength (2)	λa			645		nm
Forward Voltage, any Segment or D.F.	VF	l <sub>F</sub> = 20mA		1.6	2.0	٧
Reverse Current, any Segment or D.P	l <sub>R</sub>	$V_R = 6V$		10		μΑ
Rise and Fall Time (3)	leits .			10		пs
Temperature Coefficient of Forward Voltage	ΔVI/°C			-2.0		mV/°C
Thermal Resistance LED Junction-to-Pln	ROJ-PIN			282	-	°C/W/ Seg

#### Notes

- 1. The digits are categorized for juminous intensity with the intensity category designated by a teller focaled on the right, hand side of the package.
- 2. The dominant wavelength, A<sub>d</sub>, is derived from the CIE Chromaticity Diagram and is that single wavelength which defines the color of the device.
- 3. Time for # 10% 90% change of light intensity for step change in current.

#### **ELECTRICAL**

The HDSP-7750/-7760 series of display devices are composed of eight light emitting diodes, with the light from each LED optically stretched to form individual segments and a decimal point. The LEDs have the P-N junction diffused into a GaAsP epitaxlal layer on a GaAs substrate.

These display devices are designed for strobed operation at high peak currents. The typical forward voltage values, scaled from Figure 4, should be used for calculating the current limiting resistor values and typical power dissipation. Expected maximum VF values for the purpose

of driver circuit design may be calculated using the tollowing VF model:

$$V_F = 1.55V + I_{PEAK} (7\Omega)$$
  
For 5mA  $\leq I_{PEAK} \leq 150mA$ 

#### CONTRAST ENHANCEMENT

The 5082-7750/7760 series display may be effectively tiltered using one of the following tilter products; Homalite H 100-1605 or H 100-1604 Purple; Panelgraphic Ruby Red 60, Dark Red 63 or Purple 90; Plexiglas 2423; 3M Brand Light Control Film for daylight viewing.




Figure 1. Maximum Tolerable Peak Current vs. Pulse Duration.




Figure 2, Maximum Alloweble DC Current per Segment vs. Ambient Temperature. Deretings Based on Maximum Allowed Thermal Resistance Values, LEO Junction-to-Ambient on a per Segment Basis. T.jMAX=100°C




Figure 3. Reletive Efficiency (Luminous Intensity per Unit Current) versus Peak Current per Segment.




Figure 4. Forward Current versus Forward Voltage,





Figure 5. Relative Luminous Intensity vs. D.C. Forward Current.

For a Detailed Explanation on the Use of Data Sheet Information and Recommended Soldering Procedures, Sea Application Note 1005, Page 464.




# 20mm (0.8") RED SEVEN SEGMENT DISPLAY

HDSP-3400 Series

TECHNICAL DATA MARCH 1980

#### **Features**

- 20mm (0.8") DIGIT HEIGHT Viewing Up to 10 Metras (33 Feet)
- EXCELLENT CHARACTER APPEARANCE Excellent Readability in Bright Ambients Through Superior Contrast Enhancement
  - Gray Body Color
  - Untinted Sagments
     Wide Viewing Angle
     Evanly Lighted Segments
     Mitered Corners on Segments
- LDW PDWER REDUIREMENTS
   Single GaAsP Chip per Sagment
- EASY MDUNTING DN PC BDARD OR SOCKETS Industry Standard 15.24mm (0.6") DIP with Lead Specing on 2.54mm (0.1") Canters Industry Standard Package Dimensions and Pinouts
- CATEGORIZED FOR LUMINOUS INTENSITY
   Assures Uniformity of Light Output from
   Unit to Unit Within a Single Category
- IC COMPATIBLE
- MECHANICALLY RUGGED



#### Description


The HDSP-3400 Series are very large 20.32mm (0.8 in.) GaAsP LED seven sagment displays, Dasignad for viewing distances up to 10 metres (33 teat), these single digit displays provide axcellent readability in bright ambients.

These davices utilize a standard 15.24mm (0.6 in.) dual in line packaga configuration that permits mounting on PC boards or in standard iC sockets. Requiring a low forward voltage, these displays are inherently IC compatible, allowing for assy integration into electronic instrumentation, point-of-sale terminals, TVs, weighing scales, and digital clocks.

#### **Devices**

Part No. HDSP	Description	Package Drawing
-3400	Common Anode Left Hand Decimal	A
-3401	Common Anode Right Hand Decimal	B 2 240
-3403	Common Cathode Right Hand Decimal	i C
-3405	Common Cathode Laft Hand Decimal	D 1.1
-3406	Universal Overflow ±1 Right Hand Decimal	E

Note: Universal pinout brings the anode and cathode of each sagment's LED out to separate pins. See internal diagram E.




#### NOTES:

- 1. Olmensions in millimetres and (inches).
- 2. All unfoleranced dimensions are for reference only.
- 3. Redundant anodes.

- 4. Unused dp position.
- 5. See Internal Circuit Diagram,
- 6. Redundant cathodes.

#### Internal Circuit Diagram



#### Absolute Maximum Ratings

Average Power Dissipation per Segment or DP (TA = 50° C) <sup>[1]</sup>	mW
Operating Temperature Range -20° C to +85	i°C
Storage Temperature Range -20°C to +85	o°C -
Peak Forward Current per Segment or DP ( $T_A = 50^{\circ}$ C. Pulse Width = 1.2ms) [2]	mΔ
DC Forward Current per Segment or DP (TA = 50° C) <sup>[1]</sup>	
Reverse Voltage per Segment or DP	.0V
Lead Soldering Temperature (1.6mm [1/16 inch] Below Seating Plane)	30C.

#### Notes

- 1. Derate maximum DC current above TA = 50°C at 1mA/°C per segment, see Figure 2.
- 2. See Figure 1 to establish pulsed operating conditions.

### Electrical/Optical Characteristics at T<sub>A</sub>=25°C

Description	Symbol	Test Condition	Min.	Typ.	Max.	Units
Luminous Intensity/Segment (Digit Average)[1]	t <sub>v</sub>	IF = 20mA	500	900		μcd
Peak Wavelength	λρεακ			655		nm
Dominant Wevelength <sup>[2]</sup>	λα			640	·	nm
Forward Voltage, any Segment or DP	VF	Ir = 20mA		1.6	2.0	V
Reverse Current, any Segment or DP	la	V <sub>B</sub> = 5V		10		μА
Rise and Fell Time [3]	tr, tr			10 .		, ns
Temperature Coefficient of Forward Voltege	ΔV <sub>F</sub> /°C	I <sub>F</sub> = 20mA		-1,5		mV/°C
Thermal Resistance LED Junction-to-Pln	R#J−PIN			375		°C/W/ Seg

#### Notes:

- The digits are categorized for juminous intensity with the intensity category designated by a letter located on the right hand side of the
  package.
- 2. The dominant wavelength, \(\lambda\_0\), is derived from the CIE Chromaticity Diagram and is that single wavelength which defines the color of the device.
- 3. Time for a 10% 90% change of light intensity for step change in current.

#### Electrical

The HDSP-3400 series of displey devices are composed of eight light emitting diodes, with the light from each LED optically stretched to torm individual segments and a decimal point. The LEDs have the P-N junction diffused into a GaAsP epitexial layer on a GaAs substrate.

These displey devices are designed for strobed operation at high peek currents. The typical torward voltage values, scaled from Figure 4, should be used tor calculating the current limiting resistor values and typical power dissipation. Expected maximum V<sub>F</sub> values for the purpose of driver circuit design may be calculated using the following V<sub>F</sub> model:

 $V_F = 1.78V + I_{PEAK} (3.7\Omega)$ For: 30mA  $\leq I_{PEAK} \leq 200$ mA

#### Contrast Enhancement

The objective of contrest enhancement is to provide good display readebility in the end use emblent light. The concept is to have the OFF-segments blend into the display background and to have the ON-segments stend out vividity egainst this same background. To achieve this goel the HDSP-3400 displays use a grey package end untinted segments to maximize readability in bright ambients.

Contrest enhancement is achieved by using one of the following filter products: SGL Homalite H100-1605 RED or H100-1804 PURPLE: Panelgraphic RUBY RED 60, DARK RED 63 or PURPLE 90; Piexigless 2423; 3M Light Control Film (Jouvered tilters) in 90% Neutral Density, RED 655, VIOLET or PURPLE colors.




Figure 1. Maximum Allowabis Peak Current vs. Pules Duration.




Figure 2. Maximum Alloweble DC Current per Segmant vs. Ambient Temparature. Daratings Bessad on Maximum Allowed Thermal Resistance Values, LED Junction-to-Ambient on e per Segment Basis, TyMAX=100°C.




Figure 4. Peek Forward Segment Current vs. Peek Forward Voltage.




Figure 3. Raiativa Etficiancy (Luminoue Intensity per Unit Current) ve. Peak Segmani Current.




Figure 5. Relativa Luminous intensity vs. DC Forward Curreni.

For a Detailed Explanation on the Use of Data Sheet Information and Recommended Soldering Procedures, See Application Note 1005, Page 464.



# SOLID STATE NUMERIC INDICATOR (7 Segment Monolithic)

5082-7400 SERIES

**TECHNICAL OATA MARCH 1980** 

#### **Features**

- ULTRA LOW POWER
   Excellent Readability et Dnly 500 µA
   Average per Segment
- CONSTRUCTED FOR STRDBED OPERATION Minimizes Lead Connections
- STANOARO OIP PACKAGE End Stackable Integral Red Contrast Filter Rugged Construction
- IC COMPATIBLE



The HP 5082-7400 series are 2.79mm (.11"), seven segment GaAsP numeric indicators packaged in 3, 4, and 5 digit end-stackable clusters. An integral magnification technique increases the luminous intensity, thereby making ultra-low power consumption possible. Options include either the standard lower right hand decimal point or a centered decimal point for increased legibility in multi-cluster applications.

Applications include hand-held calculators, portable instruments, digital thermometers, or any other product requiring low power, low cost, minimum space, and long lifetime indicators.





#### **Device Selection Guide**

	Configuration	Part No	umber
Digits per Cluster	Davice	Center Decimal Point	Rìght Decimal Point
3 (right)	888	 5082-7402	5082-7412
3 (left)	888	6082-7403	5082-7413
4	8888	6082-7404	5082-7414
5	88888	5082-7405	5082-7415

#### **Absolute Maximum Ratings**

Parameter	Symbol	Min.	Max.	Units
Peak Forward Current per Segment (Duration < 1 msec)	PEAK	,	110	mΑ
Average Current per Segment	LAVG		(2), <b>5</b> <sub>2</sub> 5, .	mΑ
Power Dissipation per Digit [1]	PD		80	ww
Operating Temperature, Ambient	TA	40	75	°C
Storage Temperature	T <sub>S</sub>	-40	100	°C
Reversa Voltage	V <sub>R</sub>		5	V

NOTES: 1, At 25°C; derate 1mW/°C above 25°C ambient. 2. See Mechanical Section for recommended flux removal solvents.

## Electrical /Optical Characteristics at T<sub>A</sub>=25°C

Parameter	Symbol	Test Condition	Min.	Тур.	Max.	Units
Luminous Intensity/Segment or dp [3,4] (Time Averaged)	lv	IAVG = 1mA (IpK = 10mA duty cycle = 10%)	6	20		ped
Peak Wavelength	λρΕΑΚ			655		กก
Forward Voltage/Segment or dp	V <sub>F</sub>	i <sub>F</sub> = 10mA	art	1.6	2.0	V
Reverse Current/Segment or dp	1 <sub>R</sub>	V <sub>R</sub> = 5V			100	μΑ
Rise and Fall Time [5]	te, te			10		ns

NOTES: 3. The digits are categorized for luminous intensity, intensity categories are designated by a letter located on the back side of the peckage. 4. Operation at Peck Currents less than 5mA is not recommended. 5. Time for a 10%-90% change of light intensity for step change in current.




Figure 1, Forward Current vs. Forward Voltage.




Figure 2. Typical Tima Averaged Luminous Intensity per Segment (Digit Average) vs. Average Currant per Segment,




Figure 3. Reletive Leminous intensity vs. Case Temperature at Fixed Current Level,





Figure 4. Relative Luminous Efficiency vs. Peak Current per Segment.

# Package Description

NOTES: 1, Dimensions in millimeters and (inches).

2. Tolerances on all dimensions are ±0.038mm (±.015 in.) unless otherwise noted.



#### Magnified Character Font Description



#### Device Pin Description

PIN NO.	5082-7402/7412 FUNCTION	5082-7403/7413 FUNCTION	5082-7404/7414 FUNCTION	5082-7405/7415 FUNCTION
1	SEE NOTE 1,	CATHODE 1	CATHODE 1	CATHODE 1
2	ANODE e	ANODE e	ANODE e	ANODE
3	ANODE c	ANODE c	ANODE c	ANODE
4	CATHODE 3	CATHODE 3	CATHODE 3	CATHODE 3
5	ANODE dp	ANODE dp	ANODE dp	ANODE dp
5	CATHODE 4	SEE NOTÉ 1.	CATHODE 4	ANOĐ€ d
7	ANODE g	ANODE g	ANODE g	CATHODE 5
8	ANODE d	ANODE d	ANODE d	ANODE g
9	ANODE f	ANODE f	ANODE f	CATHODE 4
10	CATHODE 2	CATHODE 2	CATHODE 2	ANODE f
18	ANODE b	ANODE b	ANODE b	(See Note 1)
12	ANODE a.	ANODE a	ANODE a	ANODE
13	-	_	-	CATHODE 2
14	-			ANODE a

NOTE 1, Leave Pin unconnected

#### Electrical/Optical

The 5082-7400/-7410 serias devices utilize a monolithic GaAsP chip of 8 common calhode segments for each display digit. The segment anodas of each digit are interconnected, torming an 8 by N line array, whera N is the number of characters in the display, Each chip is positionad under an integrally molded lens giving a magnifiad character height of 2.79mm (0.11) inches. Satisfactory viewing will be realized within an angle of approximately ±30° trom the center-line of the digit.

The dacimal point in the 7412, 7413, 7414, and 7415 displays is located at the lower right of the digit for conventional driving schemes.

The 7402, 7403, 7404 and 7405 displays contain a centrally located decimel point which is activated in place of a digit. In long ragisters, this technique of salling off the decimal point significantly improves the display's readability. With respect to timing, the decimal point is treated as a separate character with its own unique time trame.

#### Mechanical

The 5082-7400 series package is a standard 12 or 14 Pln DIP consisting of a plastic ancapsulated lead frame with integral molded lenses. It is designed for plugging into DIP sockets or soldering into PC boards, The lead frame

construction allows use of standard DIP insertion tools and techniques. Attgnment problems are simplified due to the clustering of digits in a single package. The shoulders of the lead frame pins are intentionally raised above the bottom of the package to allow till mounting of up to 20° from the PC board.

To improve display contrast, the plastic incorporates a red dye that absorbs strongly at all visible wavelangths axcept the 855 nm emitted by the LED. In addition, tha lead frames are selectivaly darkened to reduce retlectance. An additional filter, such as Plexiglass 2423, Panelgraphic 60 or 63, and SGL Homalite 100–1605, will further lower the ambient retlectance and Improve display contrast.

To optimize device optical performance, specially developed plastics are used which restrict the solvents that may be used for cleaning. It is recommended that only mixtures of Freon (F113) and alcohol be used for vapor cleaning processes, with an immersion time in the vapors of less than two (2) minutes maximum. Some suggested vapor cleaning solvents are Freon TE, Ganesolv D1-15 or DE-15, Arklone A or K. A 60°C (140°C) water cleaning process may also be used, which includes a nautralizer rinse (3% ammonia solution or equivalent), a surfaciant rinse (1% detergant solution or equivalent), a hot water rinse and a thorough air dry. Room temperatura cleaning may be accomplished with Freon T-E35 or T-P35, Ethanol, Isopropanol or water with a mild delergant.



# SOLID STATE NUMERIC INDICATOR (7 Segment Monolithic)

5082-7430 Series

TECHNICAL DATA MARCH 1980

#### **Features**

- MOS COMPATIBLE
   Can be Oriven Directly from many MOS Circuits
- LOW POWER
   Excellent Readability at Only 250 μA Average per Segment
- CONSTRUCTED FOR STROBED OPERATION
   Minimizes Lead Connections
- STANDARD DIP PACKAGE End Stackable Integral Red Contrast Filler Rugged Construction
- CATEGORIZEO FOR LUMINOUS INTENSITY
   Assures Uniformity of Light Output from
   Unit to Unit within a Single Category





#### Description

The HP 5082-7430 series displays are 2.79mm (.11 inch, seven segment GaAsP numeric indicators packaged in 2 or 3 digit end stackable clusters on 200 mil centers. An integral magnification technique increases the luminous intensity, thereby making ultra-low power consumption possible. These clusters

have the standard lower right hand decimal points. Applications include hand-held calculators, portable instruments, digital thermometers, or any other product requiring low power, low cost, minimum space, and long lifetime indicators.

#### Device Selection Guide

Digits per	Configuration	De a Missatis		
Cluster	Device	Package	Part Number	
2(right)	68	(Figure 5)	5082-7432	
3	888	(Figure 5)	5082 7433	

#### Absolute Maximum Ratings

Parameter	Symbol	Min.	Max.	Units
Peak Forward Current per Segment or dp (Duration < 500µs)	PEAK		50	mA
Average Current per Segment or dp	1 <sub>AVG</sub>		5	mA
Power Dissipation per Digit [1]	P <sub>D</sub>		βO	mW
Operating Temperature, Ambient	TA	-40	75	°C
Storage Temperature	T <sub>S</sub>	-40	100	°C
Reverse Voltage	Va		5	V
Solder Temperature 1/16" below seating plane (t ≤ 3 sec.) [2]			230	°c

NOTES: 1. Derate linearly @ 1 mW/°C above 25°C ambient. 2. See Mechanical section for recommended flux removal solvents.

#### Electrical/Optical Characteristics at T<sub>A</sub>=25°C

Parameter	Symbol	Test Condition	Min.	Тур.	Max.	Units
Luminous Intensity/Segment or dp [3,4]	t <sub>V</sub>	I <sub>AVG</sub> = 500µA (I <sub>PK</sub> = 5mA duty cycle = 10%)	10	40		μcd
Peak Wavelength	λρΕΑΚ			655		nm
Forward Voltage/Segment or dp	V <sub>F</sub>	Ip=5mA		1.55	2.0	V
Reverse Current/Segment or dp	l <sub>8</sub>	V <sub>R</sub> = 5V			100	μА
Rise and Fall Time [5]	tr, tr			10		กร

NOTES: 3. The digits are categorized for luminous intensity, intensity categories are designated by a letter located on the back side of the package. 4. Operation at Peak Currents less than 3.5mA is not recommended. 5. Time for a 10%-90% change of light intensity for step change in current.




Figure 1. Peak Forward Corrent vs.
Peak Forward Voltage





Figure 3. Rebilive Luminous Intersity vs. Ambient Temperature et Fixed Current Level



IAVO — AVERAGE CURRENT PER DEGMENT — ma.
Figure 2. Typical Time Averaged Luminous Intensity
per Sagment vs. Average Current per Segment




Figure 4. Relative Luminous Efficiency vs. Peak Currem per Segment

#### Package Description




Figure 5.

#### Magnified Character Font Description




Figure 6

#### Device Pin Description

PIN	5082 7432	5082 7433
NUMBER	FUNCTION	FUNCTION
1	SEE NOTE 1.	CATHODE 1
2	ANODE e	ANODE e .
3	ANODE d	ANODE d
4	CATHODE 2	CATHODE 2
5	ANODE c	ANODE c
6	ANODE dp	ANODE dp
7	CATHODE 3	CATHODE 3
8	ANODE 6	ANODE b
9	ANODE g	ANODE
10	ANODE a	ANODE a
. 11	ANODE f	ANODE f
12	SEE NOTE 1.	SEE NOTE 1.

NOTE 1. Leave Pin unconnected.

#### Electrical/Optical

The 5082-7430 series devices utilize a monolithic GaAsP chip of 8 common cethode segments for each displey digit. The segment anodes of each digit are interconnected, forming an 8 by N line array, where N is the number of cheracters in the displey. Each chip is positioned under an integrally molded lens giving a megnitied cherecter height of 2,79mm (0,11) inches. Satisfactory viewing will be realized within an angle of approximately ±20° from the center-line of the digit.

To improve displey contrast, the plestic encapsulant contains a red dye to reduce the reflected ambient light. An additional filter, such as PlexIglass 2423, Panalgraphic 60 or 63, and SGL Homelite 100-1605, will turther lower the ambient reflectance and improve displey contrast.

Character encoding on the 5082-7430 series devices is performed by stendard 7 segment decoder/driver circuits. Through the use of strobing techniques only one decoder/driver is required for very long multidigit displays.

#### Mechanical

The 5082-7430 series peckage is a standard 12 Pln DIP consisting of a plestic encapsulated lead freme with Integral molded lenses. It is designed for plugging into DIP sockets or soldering into PC boards. The lead frame construction allows use of slandard DIP insertion tools and techniques. Alignment problems are simplified due to the clustering of digits in a single package.

To optimize device optical performance, specially developed plastics are used which restrict the solvents that may be used tor cleaning. It is recommended that only mixtures of Freon (F113) and alcohol be used tor vapor cleaning processes, with an Immersion time in the vapors of less than two (2) minutes maximum. Some suggested vepor cleaning solvents are Freon TE, Genesolv DI-15 or DE-15, Arkione A or K, A 60°C (140°C) water cleaning process may also be used, which includes a neutralizer rinse (3% ammonia solution or equivalent), a surfactant rinse (1% detergent solution or equivalent), e hot water rinse and a thorough elir dry. Room temperature cleaning may be accomplished with Freon T-E35 or T-P35, Ethanol, isopropanol or water with a mild detergent.




Figure 7. Block Diagram for Calculator Display



# SPECIAL PARTS FOR CALCULATORS

5082-7440 SERIES

TECHNICAL DATA MARCH 1980

#### **Features**

- MOS COMPATIBLE
   Can be driven directly from MOS circuits.
- LOW POWER Excellent readability at only 250µA average per segment.
- UNIFORM ALIGNMENT
   Excellent alignment is assured by design.
- MATCHED BRIGHTNESS
   Uniformity of light output from digit to digit on a single PC Board.
- AVAILABLE IN 50.8mm (2.0 Inch) AND 60.325mm (2.375 Inch) BOARD LENGTHS



#### Description

The HP 5082-7440 series displays are 2.67mm (.105") high, seven segment GaAsP Numeric Indicators mounted in an eight or nine digit configuration on a P.C. Board. These special parts, designed specifically for calculators, have right hand decimal points and are mounted on

5,08mm (200 mll) centers. The plastic tens magnifies the digits and includes an Integral protective bezel.

Applications are primarily portable, hand-held calculators and other products requiring low power, low cost and long lifetime indicators which occupy a minimum of space.

#### Device Selection Guide

Digits	Configuration	Part No.
Per PC Board	Device Packag	
8	HHHHHHH (Figure	5082-7440
		5082-7448
9	AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA	5082-7441
9	O. O. O. O. U. U. U. U. U.	5082-7449

# Absolute Maximum Ratings

Parameter	Symbol	Min.	Max,	Units
Peak Forward Current per Segment or dp (Duration < 500µs)	IPEAK		50	mA
Average Current per Segment or dp [1]	I <sub>AVG</sub>		; 3	mA
Power Dissipation per Digit	Po a	. 6	50	Wm
Operating Temperature, Ambient	JA TA	-20	+85	°C
Storage Temperature	T <sub>S</sub>	-20	+85	°C
Reverse Voltage	VR		5	V
Solder Temperature at connector edge (t≤3 sec.)[2]			230	°C

NOTES: 1. Derate linearly @ 0.1mA/°C above 80°C ambient.

See Mechanical section for recommended soldering techniques and flux removal solvents.

# Electrical/Optical Characteristics at T<sub>A</sub>=25°C

Parameter	Symbol	Test Condition	Min.	Тур.	Max.	Units
Luminous Intensity/Segment or dp13,41	lv	I <sub>AVG</sub> = 500μA (I <sub>PK</sub> = 5mA duty cycle = 10%)	9	40		μcd
Peak Wavelength	λ <sub>peek</sub>			655		nm
Forward Voltage/Segment or dp	VF	l <sub>F</sub> = 5mA		1.55		V

NOTES: 3. See Figure 7 for test circuit.

4. Operation at Peak Currents of less than 3,5mA is not recommended.




Figure 1. Peak Forward Current vs.






Figure 3. Relative Luminous Intensity vs. Ambient Temperature et Fixed Corrent Level



IAVS — AVERAGE CURRENT PER SEGMENT — mA
Figure 2. Typical Time Averaged Luminous Intensity
per Segment vs. Average Current per Segment



I<sub>PEAX</sub> - PEAX CURRENT PER SEGMENT - ma Figure 4. Relative Luminous Efficiency vs. Peak Current per Sagment

217

#### Package Description





Figure 5.

# Magnified Character Font Description



Part No.	Dim. A	Dim. B	Dim, C
5082-7440	50.800(2.000)	0,760{,030}	5.08(.200)
5082-7441	50.800(2.000)	0.760(.030)	5.08(.200)
5082-7448	60.325(2,375)	5.512(.217)	9,830(.387)
5082 7449	60.325(2,375)	5.512(.217)	9,830(,387)

Tolerances: ±,381 (,015)

Figur∉ 6.

Table 1.

#### Device Pin Description

Pin No.	5082-7440 5082-7448 Function	5082-7441 5082-7449 Function	Pin No.	50°2-7440 5082-7448 Function	5082-7441 5082-7449 Function
1	N/C	Dig. 1 Cathode	10	Seg. d Anode	" Seg. d Anode
2	Sag. c Anode	Seg. c Anode	11 🕆	Dig. 6 Cathode	Dig. 6 Cathode
3	Dig. 2 Cathode	Dig. 2 Cathode	12	Seg. g Anode	Seg. g Anode
4	d,p. Anode	d.p. Anode	13	Dig. 7 Cathode	Dig. 7 Cathode
5	Dig. 3 Cathode	Dig. 3 Cathode	14	Seg. b Anode	Seg. b Anode
6	Seg, a Anode	Seg. a Anode	15	Dig. 8 Cathode	Dig. 8 Cathode
7	Dig. 4 Cathode	Dig. 4 Cathode	16	Seg. f Anode	Seg. f Anode
8	Seg. e Anode	Seg. e Anode	17 🎎	Díg. 9 Cathode	Dig. 9 Cathode
9	Díg. 5 Cathode	Díg, 5 Cáthóde			

#### Electrical/Optical

The HP 5082-7440 series devices utilize a monolithic GaAsP chip containing 7 segments and a decimal point for each display digit. The segments of each digit are interconnected, forming an 8 by N line array, where N is the number of characters in the display. Each chip is positioned under a separate element of a plastic magnifying lens, producing a magnified character height of 0,105" (2,67mm). Satisfactory viewing will be realized within an angle of approximately ±20° from the centerline of the digit. The secondary lens magnifier that will increase character height from 2.67mm (0.105") to 3.33mm (0.131") and reduce viewing angle in the vertical plane only from ±20° to approximately ±18° is available as a special product. A filter, such as Plexiglass 2423, Panelgraphic 60 or 63, and Homafite 100-1600, will lower ambient reflectance and Improve display contrast, Character encoding of the .7440 series devices is performed by standard 7 segment decoder driver circuits.

The 5082-7440 series devices are tested for digit to digit luminous intensity matching using the circuit depicted in Figure 7. Component values are chosen to give an  $I_{\rm F}$  of 5mA per segment at a segment  $V_{\rm F}$  of 1.55 volts. This test method is preferred in order to provide the best possible simulation of the end product drive circuit, thereby insuring excellent digit to digit matching. If the device is to be driven from  $V_{\rm CC}$  potentials of less than 3.5 volts, it is recommended that the factory be contacted.

#### Mechanical

The 5082-7440 series devices are constructed on a standard printed circuit board substrate. A separately molded plastic lens containing 9 individual magnifying elements is attached to the PC board over the digits. The device may be mounted either by use of pins which may be soldered into the plate

through holes at the connector edge of the board or by insertion into a standard PC board connector.

The devices may be soldered for up to 3 seconds per teb at a maximum soldering temperature of 230°C. Heat should be applied only to the edge connector tab areas of the PC board. Heating other areas of the board to temperatures in excess of 85°C can result in permanent damage to the display. It is recommended that a rosin core wire solder or a low temperature deactivating flux and solid core wire solder be used in soldering operations.

#### Special Cleaning Instructions

For bulk cleaning after a hand solder operation, the following process is recommended: Wash display in clean liquid Freon TP-35 or Freon TE-35 solvent for a time period up to 2 minutes maximum. Air dry for a sufficient length of tima to allow solvent to avaporate from beneath display lens. Maintain solvent temperature below 30°C (86°F). Methanol, isopropanol, or ethanol may be used for hand cleaning at room temperature. Water may be used for hand cleaning if it is not permitted to collect under display lens.

Solvent vapor cleaning at elevated temperatures is not recommended as such processes will damage display lens. Ketones, esters, aromatic and chlorinated hydrocarbon solvents will also damage display lens. Alcohol base active rosin flux mixtures should be prevented from coming in contact with display lens.

These devices are constructed on a silver plated printed circuit board. To prevent the formation of a ternish (Ag<sub>2</sub>S) which could impair solderability, the boards should be stored in the unopened shipping packages until they are used. Further information on the storage, handling and cleaning of silver-plated components is contained in Hewlett-Packard Application Bulletin No. 3.




Figure 7. Circuit Diagram used for Testing the Luminous Intensity of the HP 5082-7440




# SPECIAL PARTS FOR SCIENTIFIC AND BUSINESS CALCULATORS

TECHNICAL DATA MARCH 1980

#### **Features**

- 12, 14, ANO 16 OIGIT CONFIGURATIONS
- MOS COMPATIBLE
   Can be driven directly from most MOS circuits.
- LOW POWER Excellent readability at only 250µA average per segment.
- UNIFORM ALIGNMENT Excellent Alignment is assured by design.
- MATCHED BRIGHTNESS
   Uniformity of light output from digit to digit on a single PC board.



#### Description

The HP 5082-7442, 7444, 7446, and 7447 are seven segment GaAsP Numeric indicators mounted in 12, 14, or 16 digit configurations on a P.C. board. These special parts, designed specifically for scientific and business calculators, have right hand decimal points and are mounted on 175 mll (4.45mm) centers in the 12 digit configurations and 150 mll (3.81mm) centers in the 14 and 16 digit configurations. The plastic lens magnifies the digits and includes an integral protective bezel.

Applications ere primarily portable, hand held calculators, digital telephone peripherals, data entry terminals and other products requiring low power, low cost, and long lifetime indicators which occupy a minimum of space.

#### **Device Selection Guide**

Digits Per PC Board	Digit Height nm (Inches)	Configuration DEVICE	Package	Part No. 5082-
12	2,54 (,100)	8.8.8.8.8.8.8.8.8.	Figure 4	7442 and 7445
14	2.54 (.100)	8.8.8.8.8.8.8.8.8.8.8.8.	Figure 5	7444
14	<u>2.84</u> (.112)	<b>8.8.8.8.</b> 8.8.8.8.8.8.8.8.8.	Figure 5	7447
16	2.92 (.115)	8.8.8.8.8.8.8.8.8.8.8.8.8.8.	Figure 6	7446

5082-7447 is a 5082-7444 with a stide-in cylindrical lens to provide added magnification.

#### **Maximum Ratings**

Parameter	Symbol	Min.	Max.	Unite
Peak Forward Current per Segment or dp (Duration <500µs)	Izeak		50	mA
Average Current per Segment of dp <sup>(1)</sup>	TAVG		3	mA
Power Dissipation per Digit	₽ <sub>b</sub>		50	mW
Operating Temperature, Ambient	TA	-20	+85	°C
Storage Temperature	Ts	-20	+85	°C
Reverse Voltage	V <sub>R</sub>		5	V
Solder Temperature at connector edge (t ≤3 sec.) <sup>(2)</sup>			230	°C

NOTES: 1. Denata linearly at 0.1mA/\*C above 60°C ambient.

2. See Mechanical section for recommended soldering techniques and flux ramoval solvents.

#### Electrical/Optical Characteristics at TA=25°C

Part No.	Perameter	Symbol	Test Condition	Min,	Тур.	Max.	Units
7442/7445	Luminous Intensity/ Segment or dp <sup>r3</sup> (Digit Average)		5mA Peak 1/12 Duty Cycle	7	35		μcd
7444/7447		ly	5mA Peak 1/14 Duty Cycle	: ,	35		μοσί
7446				5mA Peak 1/16 Duty Cycle	] '	33	
7442/7445	Peak Wavelength	$\lambda_{PFAK}$			655		nm
7444/7447 7446	Forward Voltage/ Segment or dp	V <sub>F</sub>	$I_F = 5 \text{mA}$		1.55		٧

NOTE: 3. Operation at Peak Currents of less than 3.5mA is not recommended,




Figure 1. Peak Forward Current vs. Paak Forward Voltage




Figure 2. Relative Luminous Intensity vs. Ambient Temperature at Fixed Current Level.




Figure 3. Relative Luminous Efficiency vs. Peak Current per Segment.

#### Electrical/Optical

The HP 5082-7442, 7444, 7445, 7446 and 7447 devices utilize a monolithic GaAsP chip containing 7 segments and a decimal point for each display digit. The segments of each digit are interconnected, forming an 8 by N line array, where N is the number of digits in the display. Each chip is positioned under e separate element of a plastic magnifying lens, producing a magnified character. Satisfactory viewing will be realized within an angle of approximately ±20° from the centerline of the digit. A filter, such es plexiglass 2423, Panelgraphic 60 or 63, and

Homalite 100-1600, will lower the ambient reflectance and improve display contrast. Digit encoding of these devices is performed by standard 7 segment decoder driver circuits.

These devices are tested for digit-to-digit luminous intensity matching. This test is performed with a power supply of 5V and component values selected to supply 5mA  $I_{\rm PEAK}$  at  $V_{\rm F}=1.55V.$  If the device is to be driven from  $V_{\rm CC}$  potentials of less than 3.5 volts, it is recommended that the factory be contacted.

#### Mechanical Specifications

The 5082-7442, 7444, 7445, 7446, and 7447 devices are constructed on a silver plated printed circuit board substrate. A molded plasticiens array is attached to the PC board over the digits to provide magnification.

These devices may be mounted using any one of several different techniques. The most straightforward is the use of slandard PC board edge connectors. A less expensive approach can be implemented through the use of slamped or etched metal mounting clips such as those available from Burndy (Series LED-B) or JAV Manufacturing (Series 022-002). Some of these devices will also serve as an Integral display support. A third approach would be the use of a row of wire stakes which would tirst be soldered to the PC mother-board and the display board then inserted over the wire stakes and soldered in place.

The devices may be soldered for up to 3 seconds per tab at a maximum soldering temperature of 230° C. Heat should be applied only to the edge connector tab areas of the PC board. Heating other areas of the board to temperatures in excess of 85° C can result in permanent damage to the lens. It is recommended that a rosin core wire solder or a low temperature deactivating flux and solid core wire solder be used in soldering operations. A solder containing approximately 2% silver (Sn 62) will enhance solderability by preventing leaching of the plated silver off the PC board into the solder solution.

#### Special Cleaning Instructions


For bulk cleaning after a hand solder operation, the following process is recommended. Wash display in clean liquid Freon TP - 35 or Freon TE - 35 solvent for a time period up to 2 minutes maximum. Air dry for a sufficient length of time to allow solvent to evaporate from beneath display lens. Maintain solvent temperature below 30° C (86° F). Methanol, isopropanol, or ethanel may be used for cleaning at room temperature. Soap and water solutions may be utilized for removing water-soluble tluxes from the contact area but must not be allowed to collect under the display lens.

Solvent vapor cleaning at elevated temperatures is not recommended as such processes will damage display lens. Ketones, esters, aromatic and chlorinated hydrocarbon solvents will also damage display lens. Alcohol base active rosin flux mixtures should be prevented from coming in contact with display lens.

These devices are constructed on a silver plated printed circuit board. To prevent the termation of a tarnish (Ag<sub>2</sub>S) which could impair solderability, the boards should be stored in the unopened shipping packages until they are used. Further information on the storage, handling and cleaning of silver-plated components is contained in Hewlett-Packard Application Bulletin No. 3.

#### **Device Pin Description**

Pin No.	5082-7442 5082-7444 5082-7447 Function	5082-7445 Function	5082-7446 Function
t	Cathode-Digit 1	Anode-Segment a	Cathode-Digit 1
2	Cathode-Digit 2	Anode-Segment f	Cathode-Digit 2
3	Cáthode-Dígit 3	Anode-Segment b 🐬	Cathode-Digit 3
4	Anøde-Segment c	Anode-Segment c (81)	Cathode-Digit 4
5 ,	Cathode-Digit 4	Anode-Segment d	Cathode Digit 5.
6 📳	Anode-DP	Anode-Segment DP	Anode-Segment e
7	Cathode-Digit 5	Anode-Segment e	Cathode-Digit 6
8	Anode-Segment a	Anode-Segment g	Anode-Segment d
9	Cathode-Digit 6	Cathode-Digit 3	Cathode Digit 7
10	Anode-Ségment e	Cathode-Digit 2	Anode-Segment a
11	Cathode-Digit 7	Cathode-Đigit 4	Cathode-Digit 8
12	Anode-Segment d	Cathode-Digit 1	Anode-Segment DP
13	Cathode-Digit 8	Cathode-Digit 5	Cathode-Digit 9
14	Anode-Segment g	Cathode-Digit 12	Anode-Segment c
15	Cathode-Digit 9	Cathode-Digit 6	Cathode-Digit 10
16	Anode-Segment b	Cathode-Digit 11	Anode-Segment g
17	Cathode-Digit 10	Cathode-Digit 7	Cathode-Digit 11
18	Anode-Segment t	Cathode-Digit 10	Anode-Segment b
19	Cathode-Digit 11	Cathode-Digit 9	Cathode-Digit 12
20	Cathode-Digit 12	Cathode-Digit 8	Anode-Segment t
21	Cathode-Digit 13		Cathode-Digit 13
22	Cathode-Digit 14		Cathode-Digit 14
23	in the second		Cathode-Digit 15
24			Cathode-Digit 16





# SPECIAL PARTS FOR CALCULATORS

5082-7240 SERIES

TECHNICAL DATA MARCH 1980

#### **Features**

- MOS COMPATIBLE
   Can be driven directly from MOS circuits.
- LOW POWER
   Excellent readability at only 250μA average per segment.
- UNIFORM ALIGNMENT Excellent alignment is assured by design.
- MATCHED BRIGHTNESS
   Unitormity of light output from digit to digit on a single PC Board.
- STATE OF THE ART LENS DESIGN Assures the best possible character height, viewing angle, off-axis distortion tradeoff.



#### Description

The HP 5082-7240 series displays are 2.59mm (.102") high, seven segment GaAsP Numeric Indicators mounted in an eight or nine digit contiguration on a P. C. Board. These special parts, designed specifically for calculators, have right hand decimal points and ara mounted on 5.08mm (200 mil) centers. The plastic lens over the digits has a magnifier and a protective bezel built-in. A

secondary magnifying lens, available on special request, can be added to the primary lens for additional character enlargement.

Applications are primarily portable, hand-held calculators and other products requiring low power, low cost and long lifetime indicators which occupy a minimum of space.

#### **Device Selection Guide**

Digits Per	Configuration		
PC Board	Device	Package	Part No.
8	8. 8. 8. 8. 8. 8. 8.	(Figure 5)	5082-7240
9	8. 8. 8. 8. 8. 8. 8. 8.	(Figure 5)	5082- <b>724</b> 1

#### **Absolute Maximum Ratings**

Parameter	Symbol	Min.	Max,	Units
Peak Forward Current per Segment or dp (Duration < 500µs)	IPEAK		50	mĄ
Average Current per Segment or dp <sup>[1]</sup>	IAVG		3	::mA
Power Dissipation per Digit	Po		50	m₩
Operating Temperature, Ambient	TA	-20	+85	°C°.
Storage Temperature	Τ <sub>Ş</sub>	-20	+85	°C
Reverse Voltage	VR		5	٧
Solder Temperature at connector edge (t<3 sec.)[2]			230	°C

NOTES: 1. Derate linearly @ 0.1mA/ C above 60 C emblent.

2. See Mechanical section for recommended soldering techniques end flux ramovel solvents.

# Electrical/Optical Characteristics at T<sub>A</sub>=25°C

Parameter	Symbol	Test Condition	Min.	Тур.	Max.	Units
Luminaus Intensity/Segment or dp <sup>[3,4]</sup>	ly	I <sub>AVG</sub> = 500µA (I <sub>PK</sub> = 5mA duty cycle = 10%)	12.5	50		μсα
Peak Wavelength	λ <sub>peak</sub>			655		nm
Forward Voltage/Segment or dp	V <sub>F</sub>	I <sub>E</sub> = 5mA		1.6		V

NOTES: 3. See Figure 7 for test circuit.

4. Operation at Peak Currents of less than 3.0mA is not recommended.




Figure 1, Peak Forward Current vs. Peak Forward Voltage




Figure 3, Relative Luminous Intensity vs. Ambient Temperature at Fixed Current Level





Figure 2. Typical Time Averaged Luminous Intensity per Segment vs. Average Current per Segment



I<sub>PSAK</sub> - PEAK CURRENT PER SEGMENT - mA

Figure 4. Relative Luminous Efficiency vs. Peak Current per Segment

#### Package Description




Figure 5.

### Magnified Character Font Description




Figure 6.

### Device Pin Description

Pin No.	5082-7240 Function	5082-7241 Function	Pin No.	5082-7240 Function	5082-7241 Function
1	NOTE 4	Dig, 1 Cathode	10	Seg. d Anode	Seg, d Anode
2	Seg. c Anode	Seg. c Anode	11	Dig. 6 Cathode	Dig. 6 Cathode
3	Dig. 2 Cathode	Dig. 2 Cathode	12	Seg. g Anode	Seg, g Anode
4	d.p. Anode	d.p. Anode	13	Dig. 7 Cathode	Dig. 7 Cathode
5	Dig. 3 Cathode	Dig. 3 Cathode	14	Seg. b Anode	Seg. b Anode
6	Seg. a Anode	Seg. a Anode	15	Dig. 8 Cathode	Dig. 8 Cathode
7	Dig, 4 Cathode	Dig. 4 Cathode	16	Seg, f Anode	Seg, f Anode
8	Seg, e Anode	Seg. e Anode	17	Dig, 9 Cathode	Dig. 9 Cathode
9	Dig. 5 Cathode	Dig. 5 Cathode			

NOTE 4: Leave pin 1 unconnected on the 5082-7240,

#### Electrical/Optical

The HP 5082-7240 series devices utilize a monolithic GaAsP chip containing 7 segments and a decimal point for each display digit. The segments of each digit are interconnected, forming an 8 by N line array, where N is the number of characters in the display. Each chip is positioned under a separate element of a plastic magnifying lens, producing a magnified character height of 2.59mm (0.102"). Satisfactory viewing will be realized within an angle of eproximately ±20° from the centerline of the digit. A secondary lens magnifier that will increase character height from 2.59mm (.102") to 3.56mm (.140") is available as a special product. Character encoding of the 7240 series devices is performed by standard 7 segment decoder driver circults.

The 5082-7240 series devices are tested for digit to digit luminous intensity matching using the circuit depicted in Figure 7. Component values are chosen to give an I $_{\rm F}$  of 5mA per segment at a segment V $_{\rm F}$  of 1.6 volts. This test method is preferred in order to provide the best possible simulation of the end product drive circuit, thereby insuring excellent digit to digit matching. If the device is to be driven from V $_{\rm CC}$  potentials of less than 3.5 volts, it is recommended that the factory be contacted.

#### Mechanical

The 5082-7240 series devices are constructed on a standard printed circuit board substrate. A separately molded plastic lens bar containing 9 individual magnifying elements is attached to the PC board over the digits. The device may be

mounted either by use of pins which may be soldered into the plete through holes at the connector edge of the board or by insertion into a standard PC board connector.

The devices may be soldered for up to 3 seconds per tab at a maximum soldering temperature of 230°C. Heat should be applied only to the edge connector tab areas of the PC board. Heating other areas of the board to temperatures in excess of 85°C can result in permanent damage to the display. It is recommended that a rosin core wire solder or a low temperature deectivating flux and solid core wire solder be used in soldering operations.

#### Special Cleaning Instructions

For bulk cleaning after a hand solder operation, the following process is recommended: Wash display in clean liquid Freon TP-35 or Freon TE-35 solvent for a time period up to 2 minutes maximum. Air dry for a sufficient length of time to allow solvent to evaporate from beneath display lens. Maintain solvent temperature below 30°C (86°F). Methanol, isopropanol, or ethanol may be used for hand cleaning at room temperature. Water may be used for hand cleaning if it is not permitted to collect under display lens.

Solvent vapor cleaning at elevated temperatures is not recommended as such processes will damage display lens. Ketones, esters, aromatic and chlorinated hydrocarbon solvents will also damage display lens. Alcohol base active rosin flux mixtures should be prevented from coming in contact with display lens.




Figure 7. Circuit Diagram used for Testing the Luminous Intensity of the HP 5082-7240




# LARGE MONOLITHIC NUMERIC INDICATORS

5082-7265 5082-7275 5082-7285 5082-7295

TECHNICAL DATA MARCH 1980

#### **Features**

- LARGE 4.45mm (.175") CHARACTER HEIGHT
- LOW PDWER
   Sailstactory Readability can be Achieved with
   Drive Currents as Low as 1.0-1.5mA Average
   per Segment Depending on Peak Current
   Levels
- MOS COMPATIBLE Can be Driven Directly from MOS Circuits
- COMPACT INFORMATION DtsPLAY
   5.84mm (.23") Digit Spacing Yields Over 4 Characters per Inch.
- HIGH AMBIENT READABILITY
   High Sterance Emitting Areas Mean
   Excellent Readability in High Ambient
   Light Conditions
- HiGH LEGIBILITY AND NUMBER RECOGNITION
   High On/Off Contrast and Fine Line Segmenta Improve Viewer Recognition of the Displayed Number
- UNIFORM ALIGNMENT Excellent Alignment is Assured by Oealgn
- MATCHED BRIGHTNESS
   Provides Uniform Light Ouiput trom Olgit to Digit on a Single PC Board
- EASY MOUNTING Fiexible Mounting in Oestred Position with Edge Connectors or Soldered Wires



#### Description

The HP 5082-7265, 7275, 7285, and 7295 displays are 4.45 mm (.175") seven segment GaAsP numeric indicators mounted in 5 or 15 digit configurations on e PC Board. The monolithic light emitting diode character is magnified by the integral lens which increeses both character size and luminous intensity, thereby making low power consumption possible. Options include both a right hand decimal point and centered decimal version for improved tegibility. The digits are mounted on 5.84 mm (230 mil) centers.

These displays are ettrective for epplications such as digital instruments, desk top calculators, avionics and automobile displays, P.O.S. terminals, in-plent control equipment, and other products requiring low power, display compactness, readability in high ambients, or highly legible, long liletime numerical displays.

#### Device Selection Guide

Digits Per PC	Configuration	Configuration				
Board	Device	Packege	Character	No. 5082-		
5		(Figure 5)	Center Decimal Point (Figure 7)	7265		
15		(Figure 6)	Center Decimal Point (Figure 7)	7275		
5		(Figure 5)	Right Decimal Point (Figure 7)	7285		
15		(Figure 6)	Right Decimal Point (Figure 7)	7295		

#### **Absolute Maximum Ratings**

Parameter	Symbol	Min.	Max.	Units
Peak Forward Current per Segment or DP (Duretion <35µs)	IPEAK		200	mA ,
Average Current per Segment or OP III	lavg"	,	7 ()	,mA,
Power Dissipation per Digit (2)	Pa		125.	mW
Operating Temperatura, Ambient	TA	-20	+70	°C-
Storage Tempereture	T <sub>S</sub>	-20	+80	°C
Reverse Voltage	V <sub>R</sub>		5	٧
Solder Temperature at connector edge (t≤3 sec.) <sup>(1)</sup>			230	*Ç:

- NOTES: 1. Derate linearly at 0.12 mA/\*C above 25°C ambient.
  - Derete linearly et 2.3 mW/°C above 25°C embiant.
  - 3. See Mechanical section for recommended coldering techniques and flux removal solvents.

#### Electrical/Optical Characteristics at T<sub>A</sub>=25°C

Parameter	Symbol	Test Condition	Min.	Тур.	Max.	Units
Luminous Intensity/Segment or dp (Time Avereged) 15 digit display 5082-7275, 5082-7295 (4/6)	lv ,	I <sub>avg.</sub> = 2 mA (30 mA Peak 1/15 duty cycle)	30	90	,	дęd
Luminous Intensity/Segment or dp (Time Averaged) 5 digit display 5082-7265, 5082-7285 (4x.6)	1,	I <sub>arg.</sub> = 2 mA (10 mA Peak 1/5 duly cycle)	30	70		μ <b>cd</b> ,.
Forward Voltage per Segment or dp 5082-7275, 5082-7295 15 digit displey	V <sub>F</sub>	.le = 30 mA		1.60	2,3	93. <b>V</b>
Forward Voltage per Segment or dp 5082-7265, 5082-7285 5 digit display	V <sub>F</sub>	I <sub>F</sub> = 10 mA		1.55	2.0	V
Peak Wevelength	APEAR			655		កកា
Dominant Wavelength <sup>(3)</sup>	λa	27		640		ाता
Reverse Current per Segment or dp	IR	V <sub>R</sub> = 5V			100	Aμ
Temparature Coefficiant of Forward Voltage	ΔV <sub>F</sub> /°C		777 440 74	-2.0		mV/°C

- NOTES: 4. The luminous intensity at a specific emblent temperature,  $I_Y(T_A)$ , may be calculated from this relationship;  $I_V(T_A) = I_{V[25^* C)} (.985)^{(T_A - 25^* C)}$ 
  - 5. The dominent wevelength  $\lambda_d$  is derived from the C.LE. Chromaticity Diagram and represents the single wevelength which defines tha color of the davica.
  - Operation at peak currents of less than 6.0 mA is not recommanded.





Figure 1, Peak Forward Current vs. Peak Forward Voltage.



AVG - AVERAGE CURRENT PER SEGMENT - MA

Figure 2. Typical Time Averaged Luminous Intensity per Segment vs. Average Current per Segment.




Figure 3. Relative Luminous intensity vs. Ambient Temperature at Fixed Current Level.

#### Electrical

The HP 5082-7265, 7275, 7285, end 7295 devices utilize a seven segment monolithic GeAsP chip. The 5082-7285 and 7295 devices use a separate decimel point chip located to the right of each digit. The 5082-7265 and 7275 devices use a centered decimal point on the monolithic seven segment chip. The centered decimal point version improves the displays reedability by dedicating an entire digit position to dislinguishing the decimal point. In the driving scheme for the centered decimal point version the decimal point is treeted as a separate character with its own time frame.

The segments and decimal points of each digit are interconnected, forming an 8 by N line array, where N is the number of characters in the display. Character encoding is performed by siendard 7 segment decoder driver circuits. A detailed discussion of display circuits and drive techniques eppears in Applications Note 937.

These devices ere tested for digit to digit luminous intensity using the circuit depicted in Figure 8. Component values ere chosen to give e Peak I<sub>F</sub> of 10 mA per segment for the 5 digit displays and 30 mA per segment for the 15 digit displays. This test method is preferred in order to provide the best possible simulation of the end product drive circuit, thereby ensuring excellent digit to digit matching. If the device is to be driven et peak currents of less than 6.0 mA, it is recommended their the HP field selesman or factory be contacted.

For special product applications, the number of digits per displey can be ellered. It is also possible to provide a colon instead of the centered decimel point, Contect the HP field salesman or factory to discuss such special modifications.

#### Optical

Each chip is positioned under a separate element of a plastic magnifying lens, producing a magnified cheracter height of 4.45mm (.175"). To increase vertical viewing angle the secondary cylindrical magnifier cen be removed reducing character height to 3.86mm (.152"). A filter, such as Panelgraphic 60 or 63, or Homafite 100-1600, will lower embient reflectence and improve display contrast.




Figure 4, Relative Luminous Efficiency vs. Peak Current per Segment.

#### Mechanical

These devices are constructed on a standard printed circuit board substrate. A separately molded plestic lens is attached to the PC board over the digits. The lens is an acrylic styrene materiel that gives good optical lens performance, but is subject to scretching so care should be exercised in handling.

The device may be mounted either by use of pins which may be hand soldered into the plated through holes at the connector edge of the PC board or by insertion into a standard PC board connector. The devices mey be hend soldered for up to 3 seconds per teb at a maximum soldering temperature of 230°C. Heal should be applied only to the edge connector teb ereas of the PC board. Healing other areas of the board to temperatures in excess of 85°C can result in permanent damage to the display. It is recommended that a rosin core wire solder or a low temperature deactivating flux and solid wire solder be used in soldering operations.

The PC board is silver plated. To prevent the formation of a tarnish (Ag\_2S) which could impair solderebillly the displays should be slored in the unopened shipping packages until they are used. Further information on the storage, handling, end cleaning of silver plated components is conteined in Hewlett-Packerd Application Bulletin No. 3.





Figure 5. Circuit Diagram used for Testing the Luminous lutensity.







Figure 7, 5082-7265, 5082-7286.

#### Magnified Character Font Description



ALL DIMENSIONS IN MILLIMETERS AND THERESI.

NOTE 1. Bonding Option for Cofon Instead of Decimal Point, See Electrical Section.

Figure 8.

#### Device Pin Description

Pin No.	5092-7265 5082-7285 Function	5082-7275 5082-7295 Function
1	Anode Segment b	Calhode Digil 1
2	Anode Segment g	Cathode Digit 2
3	Anode Segment e	Calhode Digit S
4	Cathode Digil 1	Cathode Digit 4
5	Cathode Digit 2	Anode Segment do
6	Cathode Digit 3	Calhode Digil 5
7	Cathode Digil 4	Anode Segment c
8 9	Cathode Digit 5	Calhode Digit 6
9	Calhode Digil 8	Anode Segment.e
10	Cathode Digit 7	Cathode Digit 7"
11	Añode Segment dp	Anode Segmentia
12	Anode Segment d	Calhode Digit 3
13	Anode Segment c	Anode Segment g
14	Anode Segment a	Cathode Digit 9
15	Anode Segment f	Anode Segment d
15		Calhode Digil 19
17	-X. · · ·	Anode Sogmant /
18		Cathode Digit 1/1
19		Anode Segment b
20		Cathode Digit 12
21		Calhode Digit 13
22		Calhode Digil 14
23		Celhode Digil 15



# NUMERIC and **HEXADECIMAL INDICATORS**

TECHNICAL DATA MARCH 1980

#### **Features**

- NUMERIC 5082-7300/-7302
   HEXADECIMAL 5082-7340 0-9, Tesi State, Minus Sign, Blank States Decimal Point 7300 Right Hand D.P. 7302 Left Hand D.P.
  - 0-9, A-F, Base 16 Operation Blanking Control. Conserves Power No Decimal Point
- DTL/TTL COMPATIBLE
- INCLUDES DECODER/DRIVER WITH 5 BIT MEMORY 8421 Positive Logic Input
- 4 x 7 DOT MATRIX ARRAY Shaped Cheracter, Excellent Readibility
- . STANDARD .600 INCH x .400 INCH DUAL-IN-LINE PACKAGE INCLUDING CONTRAST FILTER
- CATEGORIZED FOR LUMINOUS INTENSITY Assures Unitermity of Light Oulput from Unit to Unit within a Single Category



#### Description

The HP 5082-7300 series solid state numeric and hexadecimal indicators with on-board decoder/driver and memory provide a reliable, low-cost method for displaying digital Information,


The 5082-7300 numeric indicator decodes positive 8421 BCD logic inputs into characters 0-9, a "-" sign, a test pattern, and four blanks in the invalid BCD states. The unit employs a right-hand decimal point. Typical applications include point-of-sale terminals, instrumentation, and computer systems,

The 5082-7302 is the same as the 5082-7300, except that the decimal point is located on the left-hand side of the digit,

The 5082-7340 hexadecimal indicator decodes positive 8421 logic inputs into 16 states, 0-9 and A-F. In place of the decimal point an input is provided for blanking the display (all LED's oft), without losing the contents of the memory. Applications include terminals and computer systems using the base-15 character set.

The 5082-7304 is a (±1.) overrange character, including dec-Imal point, used in instrumentation applications,

#### Package Dimensions



	FUN	FUNCTION				
PIN	-5082-7300 and 7302 Numeric	5082-7340 Hexadecimal				
1	Input 2	Input 2				
2	Input 4	Input 4				
3	;, Inpul 8	Input B				
4	Decimal point	Blenking control				
5	Leich enable	Leich enable				
6	Ground	Ground				
7	· Vcc	Vec				
8	- Input t	Input t				

#### NOTES:

- 1. Dimensions in millimetres and (Inches).
- 2. Unjess otherwise specified, the tolerance on all dimensions is ±.38mm (±.015")
- Digit center line is ±,25mm (±,01") from package center line.

#### **Absolute Maximum Ratings**

Description	Symbol	Min.	Max.	Unit
Storage temperature, ambient	Ts	.,40	+100	°C
Operating temperature, case (5,2)	Te	-20	+85	°C
Supply voltage <sup>(3)</sup>	Vec	-0.5	+7.0	V
Voltage applied to input logic, dp and enable pins	VI.VDP.VE	-0.5	÷7.0	٧
Voltage applied to blanking input (7)	-V <sub>B</sub>	-0.5	Vcc	V
Maximum solder temperature at 1.59mm (.062 lnch) below seating plane; t ≤ 6 seconds			230	°C

#### Recommended Operating Conditions

Description		Symbol	Min.	Nom.	Max.	Unit
Supply Voltage	***	Vec	4.5	5.0	5.5	V
Operating temperature, case		Te	-20		+85	°C
Enable Pulse Width	Fig.	⇒ tŵ	120			пзес
Time data must be held before positive transition of enable line		tserue	50			nsec
Time data must be held after positive transition of enable line	*: .	thoLo	50			nsec
Enable pulse rise time		truit			200	nsec

#### Electrical/Optical Characteristics (1c = -20°C to +85°C, unless otherwise specified).

Description	Symbol	Test Conditions	Min.	Typ.(4)	Max.	Unit
Supply Current	1 <sub>cc</sub>	V <sub>cc</sub> =5.5V (Numeral		112	170	mA
Power dissipation	Pτ	5 and dp lighted)	*	560	935	mW
Luminous Intensity per LED (Digit average) (5:6)	. I <sub>v</sub>	V <sub>cc</sub> =5.0V, T <sub>c</sub> =25° C	32	70		μcd
Logic low-level input voltage	V <sub>II</sub> .	Vcc=4.5V			0.8	V
Logic high-level input voltage	Visi		2.0	,		V
Enable low-voltage; data being entered	Vet				8.0	٧
Enable high-voltage; data not being entered	V <sub>EH</sub>		2.0	2,5	ži.	٧
Blanking low-voltage; display not blanked (7)	V <sub>RL</sub>				0.8	٧
Blanking high-voltage; display blanked (1)	V <sub>BH</sub>		3.5			٧
Blanking tow-level input current (2)	FBE.	Vcc=5.5V, VaL=0.8V			20	μA
Blanking high-level input current (1)	I <sub>BH</sub>	V <sub>CC</sub> =5.5V, V <sub>RH</sub> =4.5V			₽.8	mA
Logic low-level Input current	l <sub>IL</sub>	Vcc#5.5V, VrL#0.4V	Congress of	3.5%	-1.6	mA
Logic high-level input current	t <sub>IB</sub>	Vcc=5.5V, ViR=2.4V			+250	μА
Enable low-level input current	Fac	Vcc=5.5V, Vel=0.4V			-1.6	mA
Enable high-level input current	t <sub>EH</sub>	Vcc=5.5V, VER=2.4V	.3		+250	μΑ
Peak wavelength	APEAK	Tc=25°C	100	655	3.0	្រាព
Dominant Wavelength (5)	λο	Tc=25°C		640		nm
Weight				0.8		gm

Notes: 1. Nominal thermal resistance of a display mounted in a socket which is soldered into a grinted circuit board:  $\Theta_{LR}$ =50° C/W;  $\Theta_{LC}$ =15° C/W; 2.  $\Theta_{CA}$  of a mounted display should not exceed 35° C/W for operation up to  $T_C$  = +85° C. 3. Voltage values are with respect to device ground, pin 6. 4. All typical values at  $V_{CC}$ =5.0 Volts,  $T_C$ =25° C, 5. These displays are categorized for luminous intensity with the intensity category designated by a letter located on the back of the display contiguous with the Hewlett-Packard logo marking. 8. The luminous intensity at a specific case temperature,  $I_V(T_C)$  may be calculated from this relationship:  $I_V(T_C) = I_V(25^\circ C) e^{[-.0183^\circ C] (T_C -25^\circ C)}$  7. Applies only to 7340. 8. The dominant wavelength,  $\lambda_d$ , is derived from the CIE chromaticity diagram and represents the single wavelength which defines the color of the device.




Figure 1, Timing Diagram of 5982-7300 Series Logic.




Figure 2. Block Diagram of 5082-7390 Series Logic,




Figure 3. Typical Blanking Control Current vs. Voltage for 5082-7340.




Figure 4. Typical Blanking Control Input Current vs. Temperature 5082-7340,




Figure 5. Typical Latch Enable Input Current vs. Voltage for the 5082-7300 Series Davices.




Figure 6, Typical Logic and Decimal Point Input Current vs. Voltage for the 5082-7300 Series Devices, Decimal Point Applies to 5082-7300 and -7302 Only.

	HAD D	ATA [3]	THU	H TABLE	3
		ATA <sup>[1]</sup>		8062-7309/7302	6082-7340
X	X <sub>4</sub>	X <sub>2</sub>	×		-
Ł	L	L	L	Ü	L. Ü
L	U	L	н		1
L.	1.	н	l.	- 1	L.
L	L	н	н		2 3
T	н	L	£.	4	1 4
1.	Н	L	н		1. 3
L	Н	H,	L	- 131 - 54	7. B.
L	н	н	н	. "	. "]
Ħ	L	L		\$	1.8
н	L	L	Н	9	9
н	L	ংম	L		图 自
н	L	н	н	(BLANK)	B
н	H	, t		(BLANK)	
Н	Н	L.	Н	- H//	
н	н	<sup>(</sup> H		(BLANK)	F E
н	Э	Н	+1	(BŁANK)	LF
08	GIMAL	PT.[2]	QN		V <sub>SP</sub> = L
	- Harris		OFF		V30# * H
FN	MBLE	1]		D DATA	V <sub>E</sub> +1
				H DATA	YE ► H
BL	SNKIN	G131		LAY-QN	Vg = E
-			DISP	LAY-DFF	V <sub>S</sub> + H


#### Notes:

- H = Logic High; L = Logic Low, With the snable input at logic high changes in BCD input logic levels or D.P. input have no affect upon display memory, displayed character, or D.P.
- The decimal point input, DP, pertains only to the 5082-7300 and 5082-7302 displays.
- The blanking control input, B, pertains only to the 5082-7340 hexadecimal display. Blanking input has no affect upon display memory.

## Solid State Over Range Character

For display applications requiring a ±, 1, or decimal point designation, the 5082-7304 over range character is available. This display module comes in the same package as the 5082-7300 series numeric indicator and is completely compatible with it.

#### Package Dimensions



#### TRUTH TABLE FOR 5082-7304

CHARACTER		PJ!	V	
	1	2,3	4	8
+	Н	х	×	Н
		Х	Х	Н
1	X	н	X	Х
Decimal Point	X	X	H	×
Blank	L	L	Ł	L

NOTES: L: Line switching transistor in Fig. 7 cutoff.

H: Line switching transistor in Fig. 7 saturated.

X: 'don't care'

#### **Absolute Maximum Ratings**

DESCRIPTION	SYMBOL	MIN	MAX	UNIT
Storage temperature, emblent	T,	-40	+100	°c
Operating temperature, case	Tc	-20	+85	°C
Forward current, each LED	F.		10	mA .
Reverse voltege, each LED	VB		4	V

#### RECOMMENDED OPERATING CONDITIONS

	SYMBOL	MIN	NOM	MAX	UNIT
LEO supply voltage	Vec	4.5	5.0	5.5	V
Forward current, each LED	³g .		5.0	10	mA

LEO current must be externelly limited. Refer to figure 7

# Figure 7.

TYPICAL DRIVING CIRCUIT FOR 5082-7304.

# Electrical/Optical Characteristics (TC = -20°C TO +85°C, UNLESS OTHERWISE SPECIFIED)

DESCRIPTION	SYMBOL.	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Forward Voltage per LED	V <sub>F</sub>	1 <sub>F</sub> = 10 mA	]	1.6	2.0	V
Power dissipation	P <sub>T</sub>	t <sub>f</sub> = 10 mA all diodes lit		250	320	mW
Luminous intensity per LED (digit average)	l <sub>y</sub>	i <sub>F</sub> = 6 mA T <sub>C</sub> = 25°C	32	70		μcd
Peak wavalength	λ <sub>peak</sub>	T <sub>C</sub> = 25°C		655		tm
Spectral halfwidth	Δλ1/2	T <sub>C</sub> = 25°C		30		nm
Weight			النظا	8,0		gm



# NUMERIC AND HEXADECIMAL DISPLAYS FOR INDUSTRIAL APPLICATIONS

5082-7356 5082-7357 5082-7358 5082-7359

TECHNICAL DATA MARCH 1980

#### **Features**

- CERAMIC/GLASS PACKAGE
- ADDED RELIABILITY
- NUMERIC 5082-7356/-7357
  - 0-9, Test State, Minus Sign, Blank States Decimal Point
    - 7356 Right Hand D.P. 7357 Left Hand D.P.
- HEXADECIMAL 5082-7359
  - 0-9, A-F, Base 16 Operation Blanking Control, Conserves Power No Decimal Point
- TTL COMPATIBLE
- INCLUDES DECODER/DRIVER WITH 5 BIT MEMORY

8421 Positive Logic Input and Decimal Point

- 4 x 7 DOT MATRIX ARRAY
  - Shaped Character, Excellent Readability
- STANDARD DUAL-IN-LINE PACKAGE

Unit within a Single Category


15.2mm x 10.2mm (.6 Inch x .4 Inch)

CATEGORIZED FOR LUMINOUS INTENSITY
Assures Uniformity of Light Output from Unit to

#### Description

The HP 5082-7350 saries solid stata numeric and haxadecimal indicators with on-board decoder/drivar and memory provida 7.4mm (0.29 inch) displays for use in advarse industrial environments.

The 5082-7356 numeric indicator decodes positive 8421 BCD logic inputs into characters 0-9, a " - " sign, a test




pattern, and four blanks in the invalid BCD states. The unit employs a right-hand decimal point. Typical applications include control systems, instrumentation, communication systems and transportation equipment.


The 5082-7357 is the same as the 5082-7356 except that the decimal point is located on the left-hand side of the digit.

The 5082-7359 haxadecimal Indicator decodes positive 8421 togic inputs into 16 states, 0-9 and A-F. In place of the decimal point an input is provided for blanking the display (all LED's off), without losing the contants of the memory. Applications include terminals and computer systems using the base-16 character set.

The 5082-7358 is a "±1." ovarrange display, including a right hand decimal point.

#### Package Dimensions





EMO ALEM
2.1 0.6 1.5 1.5 1.6 1.6 1.6 1.6 1.6 1.6 1.6 1.6 1.6 1.6
(.136)
1.3 TYP. 1.050] - 0.5 · 0.00 TYP. 1.020 · .003)
2.5 / .13 TYP.

ENO VIEW

1	FU	NCTION
PIN	-5082-7358 AND 7357 NUMERIC	HEXA- DECIMAL
1	Input 2	Input 2
. 2	Input ©	fopul 4
. 3	Input 8	freque 8
4	*Decimal point	Blanking control
5	Latch enable	- Latch enable
6	Ground	- Ground
7	Y <sub>CG</sub>	Vcc
8	Input 1	Input 1 .

#### NOTES:

- 1. Dimensions in millimetres and linches),
- Unless otherwise specified, the tojerance on all dimensions is ±.38mm (±.018<sup>th</sup>)
- Digit center line (3.2.25mm (2.01")) from package center line.

# **Absolute Maximum Ratings**

Description	Symbol	Min.	Max.	Unit
Storage temperature, ambient		-65	+125	°C
Operating temperature, ambient (1/2)	FA	-55	÷100	°C
Supply voltage <sup>(i)</sup>	Vec	-0.5	+7.0	V
Voltage applied to input logic, dp and enable pins	$V_{\epsilon_i}V_{DP_i}V_{\epsilon_i}$	-0.5	+7.0	V
Voltage applied to blanking input (7)	V <sub>B</sub>	~0.5	Vec Vec	٧
Maximum solder temperature at 1.59mm (.062 lnch) below seating plane; t ≤ 5 seconds	***		260	°C

## **Recommended Operating Conditions**

Description	Symbol	Min.	Nom.	Max.	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	٧
Operating temperature, ambient	T <sub>A</sub>	0		+70	°C
Enable Pulse Width	ŧw	100			nsec
Time data must be held before positive transition of enable line	t <sub>SERUP</sub>	50			∏5 <del>9</del> €
Time data must be held after positive transition of enable line	teold	50			nsec
Enable puise rise time	.tyan			200	nsec

# Electrical/Optical Characteristics (TA = 0°C to +70°C, unless otherwise specified).

Description	Symbol	Test Conditions	Min.	Typ.(4)	Max.	Unit
Supply Current	1 <sub>cc</sub>	Vcc=5.5V (Numeral	*	112	170	mA
Power dissipation	PT	5 and dp lighted)		560	935	mW
Luminous intensity per LED (Olgit average) (5.0)	l,	V <sub>cc</sub> =5.0V, T <sub>A</sub> =25°C	40	85		μcd
Logic fow-level input voltage	V <sub>0</sub>			_	0.8	V
Logic high-level input voltage	V <sub>tH</sub>		2.0			٧
Enable low-voltage; data being entered	VEL	V <sub>CC</sub> =4.5V			0.8	V
Enable high-voltage; data not being entered	Vrs	<b>%</b>	2.0			٧
Blanking fow-voltage; display not blanked <sup>17</sup>	Vac				0.8	V
Blanking high-voltage; display blanked on	Vert		3,5			٧
Blanking low-level input current (7)	for.	Vcc=5,5V, Vpt=0.8V			50	дА
Blanking high-level input current (1)	[p:1]	V <sub>CC</sub> =5.5V, V <sub>BR</sub> =4.5V			1.0	mA
Logic low-level input current	I <sub>IL</sub>	V <sub>CC</sub> =5.5V, V <sub>IL</sub> =0.4V			-1.6	mA
Logic high-level input current	lin l	V <sub>CC</sub> =5.5V, V <sub>IR</sub> =2.4V			+100	μА
Enable low-level input current	let	Vcc=5.5V, VEL=0.4V	*		-1.6	mA
Enable high-level input current	I <sub>EH</sub>	V <sub>cc</sub> =5.5V, V <sub>ER</sub> =2.4V	* * *	*	+130	μΑ
Peak wavelength	APRAR	T <sub>A</sub> =25°C		658		מת
Dominant Wavelength 15	λ <sub>d</sub>	T <sub>A</sub> =25°C	8.5	640		nm
Weight				1.0		gm

Notes: 1. Nominal thermal resistance of a display mounted in a sockel which is soldered into a printed circuit board:  $\Theta_{JA}=50^{\circ}$  C/W;  $\Theta_{JC}=15^{\circ}$  C/W; 2.  $\Theta_{CA}$  of a mounted display should not exceed 35° C/W for operation up to  $T_A=\pm100^{\circ}$  C. 3. Voltaga values are with respect to device ground, pin 6. 4. All typical values at  $V_{CC}=5.0$  Volts,  $T_A=25^{\circ}$  C. 5. These displays are categorized for luminous lintansity with the Intensity catagory dasignated by a latter located on the back of the display contiguous with the Hewlett-Packard logo marking. 6. The luminous intensity at a specific ambient temperature,  $I_V(T_A)$ , may be calculated from this relationship:  $I_V(T_A)=I_{V(25)^{\circ}}(.985) I^{T_A=25^{\circ}}(.985) I^{T_$ 




Figure 1. Timing Diagram of 5082-7350 Series Logic.




Figure 2. Block Diagram of 5082-7350 Series Logic.

100		-	TRUT	HTABLE	
	BCO OA	TA(1)		5082-7356/7357	1 5082-7059
×	X4	X <sub>2</sub>	X <sub>1</sub>	5006-1300,7401	1
L	į,	L	Ŀ	į.	ĹŰ
L	L	L	н		
L	ŗ	H	L		2
L	2	н	н	4세 원 전8	3
L.	н	L	L.	l-j	[4
L	н	L	н	100	摄
L	н	þē	L.	8	6
L.	н	н	Н	***	7
н	L	L	L	8	\$
jn.	L	L	н	<u> </u>	ğ
н	L	н	L	E	日
н	Ŀ	H	Н	[BLANK)	100
н	H	L	L,	A (BLANKI	[
Н	H	L	н	3 "	ŢŢ.
н	34	н	1-	(BLANK)	E
Н	H	н	н	(BLANK)	-
06	ECIMAL	PT,[2]	DN DFF	, , , , , , , , , , , , , , , , , , , ,	V <sub>DP</sub> = L
EN	ABLE			D.DATA CH DATA	V <sub>2</sub> × L
	ANKING	1.51		LAY-ON	V <sub>E</sub> = H V <sub>B</sub> - L
BL	MAKEN	3,,	DISP	LAY-DEF	V, H

#### Notes:

- H = Logic High; L = Logic Low. With the enable Input at togic high changes in BCD input logic levels or D.P. Input have no effect upon display memory, displayed character, or D.P.
- The degimal point input, DP, partains only to the 5082-7356 and 5082-7357 displays.
- The blanking control Input, B, pertains only to the 5082-7859 hexadecimal displey. Blanking input has no effect upon display memory.




Figure 3. Typical Blanking Control Current vs. Voltage for 5082-7359.




Figure 4. Typical Blanking Control Input Current vs. Ambient Temperature for 5082-7359.






Figure 5. Typical Latch Enable Input Current vs. Voltage.








Figure 6. Typical Logic end Decimal Point Input Current vs. Voltaga.

Figure 7. Typical Logic end Enable Low Input Current vs. Ambient Temperature.

Figure 8. Typical Logic and Enable High Input Current vs. Ambient Temperature.

#### **Operational Considerations**

#### **ELECTRICAL**

The 5082-7350 series devices use a modified 4 x 7 dot matrix of light emitting diodes (LED's) to display decimal/hexadecimal numeric information. The LED's are driven by constant current drivers. BCD information is accepted by the display memory when the enable line is at logic low and the data is latched when the enable is at logic high. To avoid the latching of erroneous information, the enable pulse rise time should not exceed 200 nanoseconds. Using the enable pulse width and data setup and hold times listed in the Recommended Operating Conditions allows data to be clocked into an array of displays at a 6.7MHz rate.

The blanking control input on the 5082-7395 display blanks (turns off) the displayed hexadecimal information without disturbing the contents of display memory. The display is blanked at a minimum threshold level of 3.5 volts. This may be easily achieved by using an open collector TTL gate and a pull-up resistor. For example, (1/6) 7416 hexinverter buffer/driver and a 120 ohm pull-up resistor will provide sufficient drive to blank eight displays. The size of the blanking pult-up resistor may be calculated from the tollowing formula, where N is the number of digits:

$$R_{blank} = (V_{CC} - 3.5V)/[N (1.0mA)]$$

The decimal point input is active low true and this data is tatched into the display memory in the same fashion as is the BCD data. The decimal point LED is driven by the on-board IC.

#### **MECHANICAL**

These hermetic displays are designed for use in adverse Industrial environments.

These displays may be mounted by soldering directly to a printed circuit board or Inserted into a socket. The lead-to-lead pin spacing is 2.54mm (0.100 lnch) and the lead row spacing is 15.24mm (0.600 inch). These displays may be end stacked with 2.54mm (0.100 inch) spacing between outside pins of adjacent displays. Sockets such as Augat 324-AG2D (3 digits) or Augat 508-AG8D (one digit, right angle mounting) may be used.

The primary thermal path for power dissipation is through the device leads. Therefore, to insure reliable operation up to an ambient temperature of +100°C, it is important to maintain a case-to-ambient thermal resistance of less than 35°C/watt as measured on top of display pln 3.

Post solder cleaning may be accomplished using water, Freon/alcohol mixtures formulated for vapor cleaning processing (up to 2 minutes in vapors at boiling), or Freon/alcohol mixtures formulated for room temperature cleaning. Suggested solvents: Freon TF, Freon TE, Genesolv Dt-15, Genesotv DE-15.


#### CONTRAST ENHANCEMENT

The 5082-7350 displays have been designed to provide the maximum posible ON/OFF contrast when placed behind an appropriate contrast enhancement filter. Some suggested filters are Panelgraphic Ruby Red 60 and Dark Red 63, SQL Homalite H100-1605, 3M Light Control Film and Polaroid HRCP Red Circular Polarizing Filter. For further information see Hewlett-Packard Application Note 964.

# Solid State Over Range Character

For display applications requiring a  $\pm$ , 1, or decimal point designation, the 5082-7358 over range character is available. This display module comes in the same package as the 5082-7350 series numeric indicator and is completely compatible with it.

#### Package Dimensions






Figure 9, Typical Orlving Circuit,

#### TRUTH TABLE

CHARACTER		PI	Ų	
	1	2,3	. 4	8
+ 3	Ĥ	Х	×	Н
-	L	_X	X_	H
1	X	Н	×	Х
Decimal Point	X	X	н	X
Blank	Lo.	L	L	Ĺ

NOTES: L: Line switching transistor in Figure 9 cutoff.

H: Line switching transistor in Figure 9 saturated.

X: 'Don't care'

# Electrical/Optical Characteristics

5082-7358 (TA = 0°C to 70°C, Unless Otherwise Specified)

DESCRIPTION	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Forward Voltage per LED"	V <sub>F</sub>	1 <sub>E</sub> = 10 mA //	44.34	1.6	2.0	v,
Power dissipation	P <sub>T</sub>	I <sub>F</sub> = t0 mA				
		all diodes III		280	320	mW
Luminous Intensity per LED [digit average]	وا	I <sub>F</sub> ≈ 6 mA	40	85		
	1	T <sub>C</sub> = 25°C				μοεί
Peak wavelength	Хреак	T <sub>C</sub> = 25°C		655		nm
Dominant Wavelength	Уд	T <sub>C</sub> = 25°C		640		nm
Wsight				1,0		grn

# Recommended Operating Conditions

	SYMBOL	MIN	MOM	MAX	UNIT
LED supply voltage	Vec	4.6	5.0	56	V
Forward current, each LED	ž <sub>F</sub>		5.0	10	mA

NOTE:

LED current must be externally limited. Refer to Figure 9 for recommended resistor values.

# **Absolute Maximum Ratings**

DESCRIPTION	SYMBOL	MIN.	MAX.	UNIT
Storage temperature, ambient	Ts	-65	+125	°C
Operating temperature, ambient	TA	-55	+100	°C
Forward current, each LED	ſϝ		10	mA
Réverse voltage, each LED	VR		4	'V



# SOLID STATE NUMERIC INDICATOR

5082 - 7010 5082 - 7011

TECHNICAL OATA MARCH 1980


#### **Features**

- RUGGED, SHOCK RESISTANT, HERMETIC
- . DESIGNED TO MEET MIL STANDARDS
- INCLUDES DECODER/DRIVER BCD Inputs
- TTL/DTL COMPATIBLE
- CONTROLLABLE LIGHT OUTPUT
- 5 x 7 LED MATRIX CHARACTER



The HP 5082-7010 solid state numeric indicator with built-in decoder/driver provides a hermetically tested 6.8mm (0.27 in.) display for use in military or adverse industrial environments. Typical applications include ground, airborne and shipboard equipment, fire control systems, medical instruments, and space flight systems.

The 5082-7010 is a modified 5x7 matrix display that indicates the numerals 0-9 when presented with a BCD code. The BCD code is negative logic with blanks




displayed for invalid codes. A left-hand decimal point is included which must be externally current limited.

The 5082-7011 is a companion plus/minus sign in the same hermetically tested package. Plus/minus indications require only that voltage be applied to two input pins.

Both displays allow luminous intensity to be varied by changing the DC drive voltage or by pulse duration modulation of the LED voltage.

#### **Package Dimensions**



# Absolute Maximum Ratings

Description	Symbol	Min.	Max.	. Unit
Storage Temperature, Ambient	T <sub>S</sub>	-65	+100	°C
Operating Temperature, Case	Tc	-55	+95	°C
Logic Supply Voltage to Ground	Vcc	-0.5	+7.0	V
Logic Input Voltage	V <sub>I</sub>	-0.5	+5.5	V
LED Supply Voltage to Ground	V <sub>LED</sub> (t)	-0.5	+5.5	V
Decimal Point Current	† <sub>DP</sub>		-10	mA

Note: 1. Above T<sub>C</sub> = 65°C derete V<sub>LED</sub> per dereting curve in Figure 10.

#### Recommended Operating Conditions

Description	Symbol	Min.	Nom.	Max,	Unit
Logic Supply Voltage	Vcc	4.5	5.0	5,5	V
LED Supply Voltage, Display Off	VLED	-0.5	0	+1.0	V
LED Supply Voltage, Display On	V <sub>LEO</sub>	3.0	4.2	5.5	V
Decimal Point Current	J <sub>DP</sub> (2)	0	-5.0	-10.0	mA
Logic Input Voltage, "H" State	ViH	2.0		5.6	V
Logic Input Voltage, "L" State	V <sub>IL</sub>	. 0		0.8	٧

Note: 2. Decimal point current must be externally current limited. See application information.

## Electrical / Optical Characteristics

Case Temperature, To = 0°C to 70°C, unless otherwise specified

Description	Symbol		est Itions	Min.	Тур. [4]	Max.	Unit
Logic Supply Current	Icc	V <sub>CC</sub> = 1	5.5V		45	75	mA
LED Supply Current	1 <sub>LED</sub> [3] [5]	V <sub>CC</sub> 5.5V 5.5V 5.5V	V <sub>LED</sub> 5.5V 4.2V 3.5V		255 170 125	350 235	mA
Logic Input Current, "H" State (ea. input)	L <sub>IH</sub>	V <sub>CC</sub> = 5.5V V <sub>IH</sub> = 2.4V				100	μА
Logic Input Current, "L" State (ea. input)	I <sub>I</sub> L	V <sub>CC</sub> = ! V <sub>IL</sub> = 0				-1.6	mA
Decimal Foint Voltage Drop	V <sub>LED</sub> -V <sub>DP</sub>	I <sub>DP</sub> = -	-10mA		1.6	2.0	٧
Power Dissipation	P <sub>T</sub> [3] [5]	V <sub>CC</sub> 6.5 V 5.5 V 5.5 V	VLED 5.5V 4.2V 3.6V		1.7 1.0 0.7	2.3	W
Luminous Intensity per LED (digit avg.)	μ	VLED 5.5V 4.2V 3.5V	7c 25°C 25°C 25°C	60 40	115 80 50		µсd
Peak Wavelength	λ <sub>oesk</sub>				655		កភា
Spectral Halfwidth	Δλν				30		nm
Weight	-				4.9		gram

Notest

- 3. With numeral 8 displayed.
- All typical values at T<sub>C</sub> = 25°C.
   T<sub>C</sub> = 0°C to 65°C for V<sub>LED</sub> = 5.5V.

#### Truth Table

Char-		Lo	gic		
acter	X8	X4	X2	X1	
0	H	Н	Н	Н	
1	Н	Н	н	L	1
2	Н	H	L	Н	1
3	Н	H	L	L	3
4	Н	L	н	Н	1
5	Н	L	Н	L	
6	Н	L	1.	Н	1
7	Н	L	L	L	1
8	L	Н	Н	Н	8
9	L	Н	Н	L	
Blank	L	Н	L	н	
Blank	L	Н	L	L	
Black	L	L	Н	Н	
Blank	Ł	Ł	Н	L	
Slank :	L	L	L	Н	
Blank	L	L	L	L	

V<sub>IL</sub> = 0.0 to 0.8V V<sub>IH</sub> = 2.0 to 5.5V




Figure 1. Equivalent input circuit of the 5082-7010 decoder. Note: Display metal case is isolated from ground pin #6.




Figure 2. Equivalent circuit of the 5082-7010 as seen from LED and decimal point drive lines.




Figure 3. Equivalent circuit of 5082-7011 plus/minus sign. All resistors 345Ω typical. Note: Displey matel case is isolated from ground pin #6.




Figure 4. Input current as a function of input voltage, each input.




Figure 5. Legic "H" input current as a function of case temperature, each input.




Figure 6. Logic "L" input current as a function of case temperature, each input.




Figure 7. LED supply current as a function of LED supply voltage.




Figure 9. Moximum power derating as a function of case temperature.




Figure 11. Relative luminous intensity as a function of case temperature at fixed current level.




Figure 8. Luminous intensity per LED (digit average) as a function of LED supply voltage.




Figure 10, LED voltage densiting as a function of case temperature.




Figure 12. LED softage detating as a function of ambient temperature, display soldered into P.C. board without heet sink.

# SOLID STATE

#### Solid State Plus/Minus Sign

For display applications requiring  $\pm$  designation, the 5082-7011 solid state plus/minus sign is available. This display module comes in the same package as the 5082-7010 numeric indicator and is completely compatible with it. Plus or minus information can be indicated by supplying voltage to one (minus sign) or two (plus sign) input leads. A third lead is previded for the ground connection. Luminous intensity is controlled by changing the LED drive voltage. Each LED has its ówn built in 345 $\Omega$  (nominal) current limiting resistor. Therefore, no external current limiting is required for voltages at 5.5V or lower. Like the numeric indicator, the 7011 plus/minus sign is TTL/DTL compatible.

#### Truth Table

CHARACTER	P	IN
CHARACTER	3	7
4	Н	Н
00-1	L	Н
Blank	L	L

 $V_L = -0.5 \text{ to } 1.0V$  $V_H = 3.0 \text{ to } 5.5V$ 

# Electrical /Optical Characteristics

Case Temperature, To = 0°C to 70°C, unless otherwise specified

Description	Symbol	Test Conditions	Min.	Тур. [1]	Max.	Unit	
1 FO Purely Courses		V <sub>LED</sub> = 5.5V		105	150	0	
LED Supply Current	FED	V <sub>LED</sub> = 4.2V		70	100	mA	
Power Dissipation	D	V <sub>LED</sub> = 5.5V		0,6	0.9	W	
	PT	V <sub>LED</sub> = 4.2V	-	0.3	0.6	44	
		V <sub>LED</sub> = 5.6V	50	116		μcd	
Luminous Intensity per LED (Digit Avg.)	1 <sub>p</sub> [2]	V <sub>LED</sub> = 4.2V	40	80			
		V <sub>LED</sub> = 3.5V		50			
Peak Wavelength	λ <sub>peak</sub>			655		ពភា	
Spectrel Halfwidth	Δλ1/2			30		, nm	
Weight				4.9		дгал	

Notes:

1. All typical values at T<sub>C</sub> = 25°C

2. At T<sub>C</sub> = 25°C

# **Absolute Maximum Ratings**

Description	Symbol	Min.	Max.	Unit
Storage Temperature, Ambient	Ts	65	+100	°C
Operating Temperature, Case	Tc	-55	+95	°C
Plus, Plus/Minus Input Potential to Ground	VLED	-0.5	5,5	V

# Recommended Operating Conditions

Description	Symbol	Min.	Nom.	Max.	Unit
LED Supply Voltage, Display Off	VLED	-0.5	0	1.0	٧
LED Supply Voltage, Display On	VLED	3.0	4.2	5,5	V

#### **Applications**

#### Dacimal Point Limiting Resistor

The decimal point of the 5082-7010 display requires an external current limiting resistor, between pin 2 and ground. Recommended resistor value is  $220\Omega$ , 1/4 watt.

#### Mounting

The 5082-7010 and 5082-7011 displays are packaged with two rows of 4 contact plns each in a DIP configuration with a row center line spacing of 0.890 inches,

Normal mounting is directly onto a printed circuit board. If desired, these displays may be socket mounted using contact strip connectors such as Augat's 325-AGI or AMP 583773-1 or 583774-1.

#### Heat Sink Operation

Optimum display case operating temperature for the 5082-7010 and 7011 displays is  $T_C=0^{\circ}C$  to  $70^{\circ}C$  as measured on back surface. Maintaining the display case operating temperature within this range may be achieved by mount-

Ing the display on an appropriate heat sink or metal core printed circuit board. Thermal conducting compound such as Wakefield 120 or Dow Corning 340 can be used between display and heat sink. See figure 10 for  $V_{\rm LED}$  denating vs. display case temperature.

#### Oparation Without Heat Sink

These displays may also be operated without the use of a heat sink. The thermal resistance from case to ambient for these displays when soldered into a printed circuit board is nominally  $\theta_{\rm CA}$ =30°C/W. See figure 12 for V<sub>LED</sub> derating vs. ambient tamperature,

#### Cleaning

Post solder eleaning may be accomplished using water, Freon/alcohol mixtures formulated for vapor cleaning processing (up to 2 minutes in vapors at boiling) or Freon/alcohol mixtures formulated for room temperature cleaning. Suggested solvents: Freon TF, Freon TE, Genesolv DI-15, Ganesolv DE-15.



# HERMETIC NUMERIC AND HEXADECIMAL DISPLAYS FOR HIGH RELIABILITY APPLICATIONS

5082 - 7391 (4N59) 5082 - 7392 (4N52) 5082 - 7393 (4N53) 5082 - 7395 (4N54)


TECHNICAL DATA MARCH 1980

#### Features

- PERFORMANCE GUARANTEED DVER TEMPERATURE
- HERMETICITY GUARANTEED
- . TXV SCREENING AVAILABLE
- GDLD PLATED LEADS
- HIGH TEMPERATURE STABILIZED
- NUMERIC

5082-7391 Right Hand D.P. 5082-7392 Left Hand D.P.

- HEXADECIMAL
   5082-7395
- TTL CDMPATIBLE
- DECODER/DRIVER WITH 5 BIT MEMDRY
- 4 x 7 DDT MATRIX ARRAY
- Shaped Character, Excellent Readability
- STANDARD DUAL-IN-LINE PACKAGE



The HP 5082-7390 series solid state numeric end hexedecimal indicetors with on-board decoder/driver and memory are hermetically tested 7.4mm (0.29 inch) displays for use in military and aerospace epplications.

The 5082-7391 numeric indicator decodes positive 8421 BCD logic inputs into cheracters 0-9, e " -" sign, a test


pettern, and four blanks in the Invalid BCD states. The unit employs a right-hand decimel point. Typical applications include control systems, instrumentation, communication systems and transportation equipment.


The 5082-7392 is the same as the 5082-7391 except that the decimal point is located on the left-hand side of the digit.

The 5082-7395 hexadecimal indicator decodes positive 8421 logic inputs Into 16states, 0-9 and A-F. In place of the decimal point an input is provided for blanking the display (ell LED's off), without losing the contents of the memory. Applications include terminels end computer systems using the base-16 character set.

The 5082-7393 is e "±1." overrange display, including e right hand decimel point.

#### Package Dimensions\*





END VIEW	
PLANE	1.6 (.04) 3.4 1.135
	0.5 + 0.04 TYE (.020 + 003] (.13 t YP.

	FUNC	TION
PIN	5082-7391 AND 7392 NUMERIC	HEXA- DECIMAL
1	Input 2	Input 2
. 2	Input 4	Input A
3	input 8	, Input 8
4	Decimal point	Blanking control
5	Latek onable	Latch enable
6	Ground	Ground
7	Vcc	Vcc
8	Input 1	Input 1

#### NOTES:

- 1. Dimentions in millimetres and (inches).
- Unless otherwise specified, the tolerance on all dimensions is 1.38mm [1.015"]
- Digit center line it 1.25mm (1.01") from package center line.
- Lead material legoid plated copper altoy.

# Absolute Maximum Ratings\*

Description	Symbol	Min.	Max.	Unit
Storage temperature, ambient	Ts	-65	+125	°C
Operating temperature, ambient (1,2)	TA	-55	+100	°C
Supoly voltage (3)	Vcc	-0.5	+7.0	V
Voltage applied to input logic, dp and enable pins	V <sub>I</sub> ,V <sub>DP</sub> ,V <sub>g</sub>	-0.5	+7.0	V
Voltage applied to blanking input in	V <sub>p</sub>	-0.5	Vcc	V
Maximum solder temperature at 1.59mm (.062 inch) below seating plane; t ≤ 5 seconds			260	°C

## Recommended Operating Conditions\*

Description	Symbol	Min.	Nom.	Max.	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Operating temperature, ambient (1,2)	TA	55		+100	°C
Enable Pulse Width	t <sub>w</sub>	100			лѕес
Time data must be held before positive transition of enable line	tserer	50			nsec
Time data must be held after positive transition of enable line	thou	50			nsec
Enable pulse rise time	1 <sub>TEH</sub>			200	nsec

# Electrical/Optical Characteristics (TA = -55°C to +100°C, unless otherwise specified)

Description	Symbol	Test Conditions	Min.	Тур. (4)	Max.	Unit
Supply Current	lee	Vcc=5.5V (Numera)		112	170	mA
Power dissipation	PT	5 and dp lighted)		560	935	mW
Luminous intensity per LED (Digit average) (5-6)	l <sub>v</sub>	V <sub>cc</sub> =5.0V, T <sub>A</sub> =25°C	40	85		μcd
Logic low-level input voltage	VIL				0.8	٧
Logic high-level input voltage	V <sub>III</sub>		2.0			V
Enable low-voitage; data being entered	VEL	V <sub>cc</sub> =4.5V			0.8	v
Enable high-voltage; data not being entered	VER		2.0			٧
Blanking fow-voltage; display not blanked 171	Vot				8.0	V
Blanking high-voltage; display blanked (7)	V <sub>BH</sub>		3.5			٧
Blanking low-level input current (1)	lat	Vcc=5,5V, VsL=0.8V			50	μА
Blanking high-level input current [7]	I <sub>BH</sub>	V <sub>CC</sub> =5.5V, V <sub>BH</sub> =4.5V			1.0	mA
Logic low-level input current	l <sub>1</sub> L	Vcc=5.5V, V <sub>IL</sub> =0.4V			-1.6	mA
Logic high-level input current	lis	Vcc=5.5V, V1H=2.4V			+100	μА
Enable low-level input current	l <sub>BL</sub>	V <sub>CC</sub> =5.5V, V <sub>EL</sub> =0.4V			-1.6	mA
Enable high-level input current	las	Vcc=5.5V, VER=2.4V			+130	μΑ
Peak wavelength	Ареак	T <sub>A</sub> =25°C		655		лm:
Cominant Wavelenath (8)	λ	T <sub>A</sub> =25°C		8/15		nm
Waight ""				1.0		gm
Let k Ruth					5x10 <sup>-1</sup>	cc/sec

Notes: 1. Nominel thermal resistance of a display mounted in a socket which is soldered into a printed circuit board:  $\Theta_{IA}$ =50° C/W;  $\Theta_{IC}$ =15° C/W. 2.  $\Theta_{CA}$  of a mounted display should not exceed 35° C/W for operation up to  $T_A$ =+100° C. 3. Voltage values are with respect to device ground, pln 6. 4. All typical values at  $V_{CC}$ =5.0 Volts,  $T_A$ =25° C. 5. These displays are calegorized for luminous intensity with the intensity category designeted by a letter located on the back of the display contiguous with the Hewlett-Peckerd logo marking, 6. The luminous intensity at a specific embient temperature,  $I_V(T_A)$ , may be calculated from this relationship:  $I_V(T_A) = I_{V(2A)} = I_{$ 




Figure 1. Timing Diagram of 5082-7390 Series Logic.




Figure 2. Block Diagram of 5082-7390 Series Logic.

TRUTH TABLE								
	BCD D.	ATA <sup>[1]</sup>		5082-7381/7392	5082-7395			
X <sub>E</sub>	X <sub>4</sub>	X <sub>2</sub>	X <sub>1</sub>	0005-1001112005	garaz- r soci			
a Ł	L	L	L	<u> </u>	8			
1.1	L.	<b>1</b> , %,	Н	974	100			
· L	L	Ħ	L	, 2				
E	L	н	H	2	10 mg			
≥, L	В	Ł	L.		海上			
L.	н	L	н					
î Ł	н	ំ អ	L.	· 6	8			
L	Ħ	Ħ	H					
H	L.	- E	L	8	3			
ડ, સ	L	1	Н	- 59	1 1			
н	L	н	L		<u> </u>			
н	L L	R	H	(BLANK)	8			
н	Н	, L	L	IBLANK)	£."			
н	Н	Ľ	Н	Pic	. 0			
Н	H	н	L	IBLANKI				
H	H	'Н	54	(BLANK)				
O.	CIMAL	P.T. 12F	OFF	2.5.5	V <sub>DR</sub> - L			
				DOATA	V <sub>DP</sub> * H			
EA	IABLE <sup>II</sup>	13		CH DATA	V <sub>E</sub> = L V- = H			
				LAY-ON	- E			
, BL	ANKIN	G <sup>(3)</sup>		LAYOFF	V <sub>B</sub> -£			
		2555.75	Ulor	Par Clock	AB			

#### Notes:

- H = Logic High; L = Logic Low. With the enable input at logic high changes in BCD input logic levels or D.P. Input have no effect upon display memory, displayed character, or D.P.
- The decimal point input, DP, pertains only to the 5082-7391 and 5082-7392 displays.
- The blanking control input, B, pertains only to the 5082-7395 hoxadecimal display. Blanking input has no offect upon display memory.




Figure 3, Typical Blanking Control Current vs. Voltage for 5082-7395.




Figure 4. Typical Blanking Control input Current vs. Ambient Temperature for 5082-7395.






Figure 5. Typical Latch Enable Input Current vs. Voltage.








Figure 6. Typical Logic and Decimal Point Input Current vs. Voltage.

Figura 7. Typical Logic and Enable Low Input Current va. Ambient Temperatura.

Figura 8. Typical Logic and Enable High Input Current vs. Ambient Temperature.

#### **Operational Considerations**

#### ELECTRICAL

The 5082-7390 series devices use a modified 4 x 7 dol matrix of light emitting diodes (LED's) to display decimal/hexadecimal numeric information. The LED's ere driven by constant current drivers. BCD intormation is accepted by the display memory when the enable tine is at logic low and the data is latched when the enable is at logic high. To avoid the latching of erroneous information, the enable pulse rise time should not exceed 200 nanoseconds. Using the enable pulse width and data setup and hold times listed in the Recommended Operating Conditions allows data to be clocked into an array of displays at a 6.7MHz rele.

The blanking control Input on the 5082-7395 display blanks (turns off) the displayed hexadecimal information without disturbing the contents of display memory. The display is blanked at a minimum threshold level of 3.5 volts. This mey be easily achieved by using an open collector TTL gale and a pull-up resistor. For example, (1/6) 7416 hexinverter buffer/driver and a 120 ohm pull-up resistor will provide sutticient drive to blank eight displeys. The size of the blanking pull-up resistor may be calculated from the tollowing tormula, where N is the number of digits:

$$R_{blank} = (V_{cc} - 3.5V)/[N (1.0mA)]$$

The decimel point Input is active tow true and this date is letched into the display memory in the same fashion as is the BCD data. The decimal point LED is driven by the onboard IC.

#### MECHANICAL

5082-7390 series displeys are hermelically tested for use in environments which require e high reliability device. These displeys are designed and tested to meet a helium leak rate of  $5 \times 10^{-7}$  cc/eec and a standard dye penetrant gross leak test.

These displeys may be mounted by soldering directly to a printed circuit board or inserted into a socket. The lead-to-lead pin spacing is 2.54mm (0.100 inch) and the lead row spacing is 15.24mm (0.600 inch). These displays may be end stacked with 2.54mm (0.100 inch) spacing between outside pins of adjacent displays. Sockets such as Augat 324-AG2D (3 digits) or Augat 508-AG8D (one digit, right angle mounting) may be used.

The primary thermal path for power dissipetion is through the device leads. Therefore, to insure reliable operation up to an ambient temperature of +100° C, it is important to maintain a cese-to-ambient thermal resistence of less than 35° C/watt as measured on top of display pin 3.

Post solder cleaning may be accomplished using water, Freon/alcohol mixtures tormuleted for vapor cleaning processing (up to 2 minutes in vapors at boiling) or Freon/alcohol mixtures formulated for room temperature cleaning. Suggested solvents: Freon TF, Freon TE, Genesolv DI-15, Genesolv DE-15.

#### PRECONDITIONING

5082-7390 series displays are 100% preconditioned by 24 hour storage at 125°C.

#### CONTRAST ENHANCEMENT

The 5082-7390 displays have been designed to provide the maximum posible ON/OFF contrast when pleced behind en appropriate contrast enhancement filter. Some suggested tilters are Panelgraphic Ruby Red 60 and Dark Red 63, SGL Homalite H100-1605, 3M Light Control Film and Polaroid HRCP Red Circular Polarizing Filter. For further Information see Hewlett-Peckard Application Note 964

# High Reliability Test Program

Hewlett-Packard provides standard high reliability test programs, patterned after MIL-M-38510 in order to tacilitate the use of HP products in military programs.

HP offers two levels of high reliability testing:

The TXV prefix indentifies a part which has been preconditioned and screened per Table 1.

The TXVB pretix identifies a part which has been preconditioned and screened per Table 1, and comes from a lot which has been subjected to the Group B tests described in Table 2.

Standard Product	With TXV Screening	Plus Group B
PREFERRED PAR	RT NUMBER SYSTE	М
4N51	4N51TXV	4N51TXVB
4N52	4N52TXV	4N52TXVB
4N54	4N54TXV	4N54TXVB
4N53	4N53TXV	4N53TXVB
ALTERNATE PAI	RT NUMBER SYSTE	M
5082-7391	TXV-7391	TXVB-7391
5082-7392	TXV-7392	TXVB-7392
5082-7395	TXV-7395	TXVB-7395
5082-7393	TXV-7393	TXVB-7393

#### Table 1. TXV Preconditioning and Screening - 100%.

Examination or Test	MIL-STD-883 Melhods	Conditions
Internal Visual Inspection	HP Procedure A-5958-7572-52	
2. Electrical Test: Iv, fcc, Ist, Ist, Irt, Ieth fig. Int.		Per Electrical/Optical Characterstics.
3, High Tempereture Storage	1008	125°C, 168 hours.
4. Temperature Cycling	1010	-65°C to +125°C, 10 cycles.
5. Acceleration	2001	2,000 G, Y <sub>1</sub> orlentation.
6. Helium Łeak Test	1014	Condition A
7. Gross Leak Test	1014	Condition D
6. Electrical Test: Same as Step 2		<u> </u>
9. Burn-in	1015	T <sub>A</sub> =160°C, t=168 hours, at V <sub>CC</sub> =5.0V and cycling through logic at 1 character per sec.
10. Electrical Test as in Step 2		
11. Sample Electrical Test Over Temperature: fcc, fat, fatt, fett, fett, fix, fix		Per Electrical Characteristics, T <sub>A</sub> = -55°C, LTPO = 7
12. Sample Electrical Test Over Temperature Icc. Int. test. Int. Int. Int. Int.	.*3	Per Electrical Characteristics, T <sub>A</sub> = +100°C, LTPD = 7
13. External Visual	2009	


#### Table 2. Group B.

P		MIL-STD-883	LTPD
Examination or Test	Method	Condition	
Subgroup 1 Physical Dimensions	2008	Package Dimensions per Product Outline Drawing.	20
Subgroup 2 Solderability Temperature Cycling Thermal Shock Hermelic Seal Moisture Resistance End Points: Electrical Test	2003 1010 1011 1014 1004	Immersion within 0.062" of seating plane 260° C, t=5 sec., omit aging. 10 cycles =65° C to +125° C Test Condition A Condition A and Condition D Omit initial conditioning. Same as Step 2, Table 1.	15
Subgroup 3 Shack — Non-operating Vibration Variable Frequency Constant Acceleration End Points: Electrical Test	2002 2007 2001	1500 G, t=0.5ms, 5 blows in each orientation X <sub>1</sub> , Y <sub>1</sub> , Y <sub>2</sub> , Non-operating, 2,000 G, Y <sub>1</sub> orientation. Same as Step 2, Table 1.	15
Subgroup 4 Terminal Strength End Points: Hermetic Seat	2004 1014	Test Condition B2. Condition A and Condition D	15
Subgroup 5 Sait Atmosphere	1009	Test Condition A	15
Subgroup 6 High Temperature Life End Points: Electrical Test	1008	T <sub>A</sub> = 125°C, non-operating, t=1000 hours. Same as Step 2, Table 1.	λ=7
Subgroup 7 Steady Stale Operating Lite , End Points; Electrical Test	1005	T <sub>A</sub> =100°C, t=1000 hours, at V <sub>cc</sub> =5.0V and cycling through logic at 1 cheracter per second.  Same as Step 2, Table 1.	λ=5

# Solid State Over Range Character

For display applications requiring a  $\pm$  , 1, or decimal point designation, the 5082-7393 over range character is available. This display module comes in the same package as the 5082-7390 series numeric indicator and is completely compatible with it.

#### Package Dimensions\*






Figure 9. Typical Driving Circuit.

#### TRUTH TABLE

CHARACTER	:		PIN	
·	1,,,,,	2,3	. 4	8
+ %	H	Х	% <b>x</b>	н
	L .	×	Х	н
t	X	н	×	×
Decimal Point	X	×	Н	Х
Blank	1000	Ł	10 / L	Line

NOTES: L: Line switching transistor in Figure 9 cutoff,

H: Line switching transistor in Figure 9 saturated.

X: 'Don't care'

# Electrical/Optical Characteristics\*

5082-7393 (TA = -55°C to +100°C, Unless Otherwise Specified)

DESCRIPTION	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNLT
Forward Voltage per LED 👙 🦯	, V <sub>F</sub>	I <sub>F</sub> = 10 mA	1.40	1.6	2.0	V %. (%)
Power dissipation	PT	1 <sub>F</sub> = 10 mA all diodes lit		280	320	mW
Luminous intensity per LED (digit average)	f <sub>p</sub>	I <sub>F</sub> = 6 mA T <sub>C</sub> = 25°C	40	86	1 4/2	pcd'
Peak wavelength	λpeak	T <sub>C</sub> = 25°C		655		नगर
Dominant Wavelength	λα	T <sub>C</sub> =25°C		640		nm
Weight • •				1.0		gm _

#### Recommended Operating Conditions\*

	SYMBOL	MIN	NDM	MAX	UNIT
LED supply voltage	Vec	4,5	5.0	5.6	V
Forward cultent, sech LED	F		5.0	10	mA.

LED ourrant must be externally limited. Hefer to Figure 9 for recommended resistor values.

# Absolute Maximum Ratings\*

DESCRIPTION	SYMBOL	MIN.	MAX.	UNIT
Storage temperature, emblent	Ts	-65	+125	°C
Operating temperature, ambient	TA	-55	+100	°C
Forward current, each LED	o IF	174	10	mA
Reverse voltage, each LED	VR		4	%V




# RED FOUR CHARACTER SOLID STATE ALPHANUMERIC DISPLAY

HOSP-2000

**TECHNICAL DATA MARCH 1980** 

#### **Features**


- INTEGRATEO SHIFT REGISTERS WITH CONSTANT CURRENT ORIVERS
- CERAMIC 7.62 mm (.3 In.) OIP Integral Red Glass Contrast Fliter
- WIDE VIEWING ANGLE
- END STACKABLE 4 CHARACTER PACKAGE
- PIN ECONOMY
   12 Pins for 4 Characters
- TTL COMPATIBLE
- 5x7 LED MATRIX DISPLAYS FULL ASCII CODE
- RUGGED, LONG OPERATING LIFE
- CATEGORIZED FOR LUMINOUS INTENSITY Assures Ease of Package to Package Brightness Matching



# Description

The HP HDSP-2000 display is a 3.8mm (0.15 inch) 5x7 LED array for display of alphanumeric information. The devica is available in 4 character clusters and is packaged in a 12-pin dual-in-line type packaga. An on-board SIPO (sarial-in-parallel-out) 7 bit shift register associated with each digit controls constant current LED row drivers. Full character display is achieved by external column strobing. The constant current LED drivers are externally programmable and typically capable of sinking 13.5mA peak per diode. Applications include interactive I/O tarminals, point of sale equipment, portable telecommunications gear, and hand held equipment requiring afphanumeric displays.

#### Package Dimensions



#### **Absolute Maximum Ratings**

Supply Voltage Vcc to Ground0.5V to 6.0V
Inputs, Data Out and V <sub>B</sub> 0.5V to V <sub>cc</sub>
Column Input Voltage, Vcot0.5V to +6.0V
Free Air Operating Temperature
Range, T <sub>A</sub> <sup>(2)</sup> 20°C to +70°C

Storage Temperature Range, Ts55°C to +100°C
Maximum Allowable Package Dissipation
at T <sub>A</sub> = 25° C <sup>(1, 2, b)</sup>
Maximum Solder Temperature 1.59mm (.063")
Below Seating Plane t<5 secs 260°C

# Recommended Operating Conditions

Parameter	Symbol	Min.	Nom.	Max.	Unite
Supply Voltage	Vcc	4.75	5.0	5.25	٧
Dala Oul Corrent, Low State	loi.	18 19	+8	* 1.6	mA
Dala Out Current, HighState	fon	\$4 84 F		-0.5	mA
Column Input Vollage, Column On 1999	Vcos	2,6	1	Vez	5 V
Selup Time	L <sub>ictup</sub>	70	45		ns
Hold Time	thold	30	0		ns
Width of Clock	Iwichocki	75		,	an ,
Clock Frequency	fetock	0 %	100	3 1 %	MHz
Clock Transition Time	tren.			200	ns
Free Air Operating Temperature Range	TA	-20		70	°C

# Electrical Characteristics Over Operating Temperature Range

(Unless otherwise specified.)

Description	1 22	Symbol	Test Conditions	1.11	Min.	Тур.*	Max.	Units
Supply Current		lce	$V_{CC} = 5.25V$ $V_{CLDCK} = V_{DaTA} = 2.4V$	$V_B = 0.4 V$	953	45	60	mA
		All SR Slages = V <sub>II</sub> = 2.4V			73	95	mΑ	
Column Current at any Co	lumn Input	limi	Vcc = 5.25V VcoL = 3.5V	V <sub>B</sub> =0.4V	139		1.5	mA
Column Current at any Co	lumn Inpul.	lcor	All SR Stages = Logical 1	V <sub>B</sub> =2.4V	40	335	410	mA
Peak Luminous Intensity pe (Character Average)	r L&D[3,7]	LPEAK	$V_{CC} = 5.0V, V_{CDL} = 3.5V$ $T_1 = 25^{\circ} C^{14}$ $V_{B} = 2.4V$		105	200		μcd
VB, Clock or Dala Input Thr	eshold High	Vill	$V_{\rm cr} = V_{\rm cor} = 4.75V$		2.0		1 3 1	٧
Va. Clock or Data Input Thr	eshold Low	V <sub>IL</sub>	Ver = Ver = 4.75%	1,30,000	1		9.0	٧
Input Current Logical 1	Vs. Clock	Izii	Vcc = 5 25V, Vis = 2.4V			20	80	μΑ
	Oala In	ItH	VCC = 5 25V, VIX = 2.4V			10	40	μΑ
Input Current Logical 0	Ve.Clock	lu.				-500	-800	μА
	Dala In	in the	$V_{CC} = 5.25V_1 V_{JU} = 0.4V$	7.1		-250	-400	μА
Dala Out Vollage		Von	$V_{CC} = 4.75V, I_{OB} = -0.5 \text{m/s}$	$V_{\rm cos} = 0V$	2.4	3.4	3.4	V
Data Dat Yorlaye		Vot	$V_{CC} = 4.75V$ , $I_{OL} = 1.6mA$ ,	V <sub>COL</sub> = 0V		0.2	0.4	V
Power Dissipation Per Pac	kaga"'	Pp	$V_{CC} = 5.0V$ , $V_{COL} = 2.6V$ , 15 LEDs on per character	V <sub>B</sub> = 2.4V		0.66		W
Peak Wavelength	1.	APEAK	1/8			655	7	nm
Dominani Wavelength 151	20,1	λu	124 - 124 - 1	10.1		639		nm

<sup>\*</sup>All typical values specified at  $V_{CC}\simeq 5.0V$  and  $T_A=25^{\circ}C$  unless otherwise notad. \*\*Power dissipation per package with 4 characters illuminated.

NOTES: 1. Maximum absolute dissipation is with the daylor in a sockal having a thermal resistance from pins to ambient of 35°C/watt.

2. The device should be detailed linearly above 25°C at 16mW/°C (see Electrical Description on page 3).

The characters ere categorized for Luminous intensity with the intensity category dasigneted by a letter code on the bottom of the package.

T, refers to the initial case temperature of the device immediately pulou to the light measurement.

Dominant wavelength A<sub>d</sub>, is derived from the CIE chromaticity diagram, and represents the single wavelength which defines the color
of the device.


6. Meximum allowable dissipsion is derived from  $V_{cl} = V_{b} = V_{COL} = 5.25$  Volts, 20 LEOs on per character.

7. The luminous stearance of the LED may be calculated using the following relationships:

 $L_V(Lux) = I_V(Candele)/A(Metre)^2$ 

 $L_{V}$  (Footismberts) =  $\pi I_{V}$  (Cendele)/A [Foot)<sup>2</sup>

 $A = 5.3 \times 10^{-6} M^2 = 5.8 \times 10^{-7} \{Fool\}^2$ 



Perameter	Condition	Min.	Тур.	Max.	Units
fclock CLOCK Rate				3	MHz
t <sub>PLM</sub> , t <sub>PHL</sub> Propagation delay CLOCK to DATA OUT	C <sub>L</sub> = 15pF R <sub>L</sub> =2.4KΩ			125	ns


Figure t. Switching Characteristics, ( $V_{CC} = 5V_1$  $T_A = -20$ °C to +70°C)

#### Mechanical and Thermal Considerations

The HDSP-2000 is eveilable in a standard 12 lead ceramicglass dual in-line package. It is designed for plugging into DIP sockets or soldering into PC boards. The packages may be horizontally or vertically stacked for character arrays of any desired size.

The -2000 can be operated over a wide range of temperature and supply voltages. Full power operation et  $T_A=25^{\circ}\mathrm{C}$  ( $V_{CC}=V_B=V_{COL} \approx 5.25\mathrm{V}$ ) is possible by providing a total thermal resistance from the seating plane of the pins to ambient of 35° C/W/cluster maximum. For operation above  $T_A=25^{\circ}\mathrm{C}$ , the maximum device dissipation should be derated above 25° C at 16mW/°C (see Figure 2). Power derating can be achieved by either decreasing  $V_{COL}$  or decreasing the average drive current through pulse width modulation of  $V_B$ .

The -2000 display has an inlegral contrest enhancement filter in the glass lens. Additional front panel contrast filters may by desirable in most ectual display applications. Some suggested filters are Panelgraphic Ruby Red 60, SGL Homelite H100-1605 and Plexiglass 2423. Hewlett-Packard Application Note 964 treets this subject in greater detail.



## Electrical Description

The HDSP-2000 four cheracter alphanumeric disptay hes been designed to allow the user maximum flexibility in Interface electronics design. Each four cherecter display module features Data In end Deta Out terminels arreyed for easy PC board Interconnection such that display strings of up to 80 digits may be driven from a single character generator. Data Out represents the output of the 7th bit of digit number 4 shift register. Shift register clocking occurs on the high to low transition of the Clock input. The ilke columns of each cheracter in a display cluster are tied to a single pin. Figure 5 is the block diagram for the HDSP-2000. High true date in the shift register enables the output current mirror driver stage essociated with each row of LEDs in the 5x7 diode erray.

The reference current for the current mirror is generated from the output voltage of the  $V_{\rm B}$  input buffer appiled across the resistor R. The TTL compatible  $V_{\rm B}$  input may either be tied to  $V_{\rm CC}$  for maximum display intensity or pulse width moduleted to achieve intensity control and reduction in power consumption.

The normal mode of operation is depicted in the block diagram of Figure 8. In this circuit, binery input data for digit 4, column 1 is decoded by the 7 line output ROM and then loaded into the 7 on board shift register locations 1 through 7 through a parallel-in-serial-out shift register. Column 1 data for digits 3, 2 and 1 is similarly decoded and shifted into the display shift register locations. The column 1 input is now enabled for an appropriate period of time, T. A similar process is repeated for columns 2, 3, 4 and 5. If the time necessery to decode and load data into the shift register is t, then with 5 columns, each column of the display is operating at a duty factor of:

D.F. = 
$$5(t+T)$$

The time freme, t + T, ellotted to each column of the display is generally chosen to provide the maximum duty factor consistent with the minimum refresh rete necessary




Figure 2. Maximum Allowable Power Dissipation vs. Temperature.




Figure 3. Relative Luminous intensity vs. Temperature.





Figure 4. Peak Column Current vs. Column Vottage.


to achieve a flicker free display. For most stroped display systems, each column of the display should be refreshed (turned on) at a minimum rate of 100 times per second.

With 5 columns to be addressed, this refrash rate then gives a valua for the time t + T of:

 $1/[5 \times (100)] = 2$  msec.

If the device is operated at 3.0 MHz clock rate maximum, it is possible to maintain t ≪ T. For short display atrings, the duty factor will then approach 20%. For longer display strings operation at column duty factors of less than 10% will still provide adequate display intensity in most applications. For further applications information, refer to HP Application Note 966 and Application Note 1001.







# YELLOW FOUR CHARACTER SOLID STATE ALPHANUMERIC DISPLAY


HASP-2001

TECHNICAL DATA MARCH 1980

#### **Features**

- INTEGRATED SHIFT REGISTERS WITH CONSTANT CURRENT DRIVERS
- CERAMIC 7.62 mm (.3 in.) DIP
- WIDE VIEWING ANGLE
- END STACKABLE 4 CHARACTER PACKAGE
- PIN ECONDMY
   12 Pins for 4 Characters
- TTL COMPATIBLE
- 5x7 LED MATRIX DISPLAYS FULL ASCII CODE
- RUGGED, LONG OPERATING LIFE
- CATEGORIZED FOR LUMINOUS INTENSITY AND COLOR


Assures Ease of Package to Package Brightness and Color Matching



#### Description

The HP HDSP-2001 display is a 3.8mm (0.15 inch) 5x7 yellow LED array for display of alphanumaric information. The devica is available in 4 character clusters and is packaged in a 12-pin dual-in-line type package. An an-board SIPO (serial-in-parallel-out) 7-bit shift ragister associated with each digit controls constant current LED row drivers. Full character display is achieved by external column strobing. The constant current LED drivers are externally programmable and typically capable of sinking 13.5mA peak per diode. Applications include interactive I/O terminals, avionics, portable telecommunications gear, and hand held aculpment requiring alphanumaric displays.

#### Package Dimensions



#### Absolute Maximum Ratings

Supply Voltage V <sub>c1</sub> to Ground0.5V to 6.0V
Inputs, Data Out and V <sub>R</sub> 0.5V to V <sub>PC</sub>
Column Input Voltage, Vcot0.5V to +6.0V
Free Air Operating Temperature
Range, T√ <sup>2</sup>

Storage Temperature Range, T55° C to +100° C
Maximum Allowable Package Dissipation
at T <sub>A</sub> = 25° C <sup>(1,5,6)</sup>
Maximum Solder Temperature 1,59mm (.063")
Below Seating Plane t<5 secs 260° C

# Recommended Operating Conditions

Palameter	Symbol	Min.	Nom.	Max	Units
Supply Voltage	Vit	4.75	5.0	5 25	٧
Data Out Corrent, Low State	lep			1.6	mA
Data Oul Current HighStale	forc			-05	mA
Column Input Voltage, Column On	Veg	2,75 9		Vcc	· V:
Setup Time	t <sub>ienep</sub>	70	45		nś
Hold Time	Ibrahit	30	0		ns
Width of Clock	Lipport	75			ns
Clock Frequency	f <sub>clock</sub>	0		3	MHz,
Clock Transition Time	tim		1 11	200.1	ns,
Free Air Operating Temperature Range	Ta	-20		70	°C

# Electrical Characteristics Over Operating Temperature Range

Description Symbot Test Conditions Min. Max. Units Typ. V. r = 5.25V 45 60 Vicas 0.4V mA. Supply Current. fre  $V_{CFGFK} = V_{HATA} = 2.4V$ All SR Slages = Va 2.4V 73 95 mA Logical 1 Vcc = 5 25V Va=0.4V 1.5 mA Column Current at any Column Input from VCOL = 3.5V Column Current at any Column Input from All SR Stages = Logical 1 Vaw2 4V 335 410 mA  $V_{14} = 5.0V, V_{134} = 3.5V$ Peak Luminous Intensity per LED(37) Lighter 500 750 acd (Character Average)  $T_1 = 25^{\circ} C^{+1}$ Va. Clock or Dala Input Threshold High Vin 2.0 V V<sub>1</sub> € V<sub>1.10</sub> = 4.75V ··· Vs. Clock or Data Input Threshold Low  $V_{\rm Ri}$ ٧ 86 Input Current Logical 1 VB. Clock μA  $V_{\rm CC} = 5.25 V_{\rm c} V_{\rm HI} = 2.4 V_{\odot}$ Data In 10  $I_{\rm HI}$ 40 μA Input Current Logical 0 Va.Clock dir 800 12A Ver. = 5,25V, Va ≠ 0,4V Data In Í'n -400 Αŭ  $V_{\rm CE} = 4.75V$ ,  $I_{\rm CO} = -0.5 mA$ ,  $V_{\rm CO} = 0V$ Vein Data Out Vollage  $V_{11} = 4.75V$ ,  $I_{10} = 1.6mA$ ,  $V_{110} = 0V$  $V_{\rm crit}$ 02 0.4 ٧  $V_{\rm ex} = 5.0 V_{\rm e} V_{\rm cor} = 2.75 \overline{\rm V}$ Power Dissipation Per Package"  $P_{D}$ 0.68 W 15 LEDs on per character, V<sub>ii</sub> ≅ 2.4V Reak Wavelength XPLAK 583 nm Dominant Wavelength: 585

(Unless otherwise specified.)

NOTES: 1 Maximum absolute dissipation is with the device in a socket having a thermal resistance from pins to ambient of 35" C/walt/device,

2. The device should be detated linearly above 25°C at 16mW/°C (see Electrical Description on page 3).

4. Tylefers to the Initial case temperature of the device immediately prior to the light measurement.

Maximum allowable dissipation is derived from V<sub>ef</sub> = V<sub>ery</sub> = 5.25 Volts, 20 LEDs on per character.

7. The luminous stearence of the LEO may be calculated using the following relationships:

Ly (Lux) = Ir (Candela)/A (Metre)


L<sub>x</sub> (Footlamberis) =  $\pi I_x$  (Candela)/A (Foot)/ A = 8.02 x 10<sup>-8</sup> M<sup>2</sup> = 8.64 x 10<sup>-7</sup> (Foot)<sup>2</sup>

All typical values specified at V<sub>CC</sub> = 5.0V and T<sub>A</sub> = 25°C unless otherwise noted.

<sup>\*</sup>Power dissipation per package with 4 characters itluminated.

<sup>3.</sup> The characters are categorized for Luminous Intensity and color with the category designated by a letter code on the bottom of the

Dominant wavelength \(\delta\_i\) is derived from the CIE chiomaticity diagram, and represents the single wavelength which defines the color



Parametar	Condition	Min.	Тур.	Max.	Units:
fclock CLOCK Rate				3	MHz
telh, tehl Propagation delay CLOCK to DATA OUT	C <sub>L</sub> = 15pF R <sub>L</sub> =2.4KΩ			125	ns

Figure 1. Switching Characteristics. (V<sub>CC</sub> = 5V, T<sub>A</sub> = -20°C to +70°C)

## Mechanical and Thermal Considerations

The HDSP-2001 is evallable in e standard 12 lead ceramicglass dual in-fine package. It is designed for plugging into DIP sockets or soldering into PC boards. The packagas may be horizontally or vertically stacked for character arrays of any desired size.

The HDSP-2001 can be operated ovar a wide range of temperature and supply voltages. Full power operation at  $T_{\rm A}=25^{\circ}{\rm C}$  ( $V_{\rm CC}=V_{\rm B}=V_{\rm COL}=5.25{\rm V}$ ) is possible by providing a total thermal resistance from the seating plane of the pins to embient of 35° C/W/devica maximum. For operation above  $T_{\rm A}=25^{\circ}{\rm C}$ , the maximum device dissipation should be dereted above 25° C at 16mW/° C (see Figure 2). Power derating can be achieved by either decreasing  $V_{\rm COL}$  or decreasing the average drive current through pulse width modulation of  $V_{\rm B}$ .

The HDSP-2001 display has an integral untinted glass lens. A front panel contrast filter is desirable in most actual display applications. Some suggested filters are Panel-graphic Grey 10, SGL Homalite H100-1266 Grey and 3M Light Control Film (louvered filters).

Post solder cleening may be accomplished using water, Freon/alcohol mixtures formuleted for vapor cteaning processing (up to 2 minutes in vapors at boiling) or Freon/alcohol mixtures tormulated for room temperature cleaning. Suggested solvenis: Freon TF, Freon TE, Genesolv DI-15, Genesolv DE-16,

# **Electrical Description**

The HDSP-2001 four character elphanumeric display has been designed to allow the user maximum flexibility in interface electronics design. Each four character display module teatures Data in and Deta Out terminals arrayed for easy PC board interconnection such that display strings of up to 80 digits may be driven from a single character generator. Data Out represents the output of the 7th bit of digit number 4 shift register. Shift register clocking occurs on the high to low transition of the Clock input. The like columns of each character in a display cluster are tied to a single pln. Figure 5 is the block diegram for the HDSP-2001. High true date in the shift register enables the output current mirror driver stage associated with each row of LEDs in the 5x7 diode array.

The raference current for the current mirror is generated from the output voltage of the  $V_B$  Input buffer applied ecross the resistor R. The TTL competible  $V_B$  Input may either be tied to  $V_{CC}$  for maximum display intensity or pulse width modulated to achieve intensity control and reduction in power consumption.

The normal mode of operation is depicted in the block diagram of Figure 6. In this circuit, binary input data for digit 4, column 1 is decoded by the 7 line output ROM and then loaded into the 7 on board shift register locations 1 through 7 through a parallel-in-serial-out shill register. Column 1 data for digits 3, 2 and 1 is similarly decoded and shifted into the display shift register locations. The column 1 input is now enabled for an appropriate pariod of time, T. A similar process is repeated for columns 2, 3, 4 and 5. If the time necessary to decode and load data into the shift register is t, then with 5 columns, each column of the display is operating et a duty factor of:

D.F. = 
$$\frac{T}{5(t+T)}$$

The time freme, t + T, allotted to each column of the display is generally chosen to provide the maximum duty factor consistent with the minimum refresh rete necessary




Figure 2. Maximum Allowable Power Dissipation vs. Temperature.




Figure 3. Relative Luminous Intensity vs. Temperature.






Figure 4. Peak Column Current vs. Column Vottage.

to achieve a Hicker free display. For most strobed display systems, each column of the display should be refreshed (turned on) at a minimum rate of 100 times per second. With 5 columns to be addressed, this refresh rate then gives a value for the time  $t\pm \Upsilon$  of:

 $1/[5 \times (100)] = 2 \text{ msec.}$ 

If the device is operated at 3.0 MHz clock rate maximum, it is possible to maintain t ≪ T. For short display strings, the duty factor will then approach 20%. For longer display strings operation at column duty factors of less than 10% will still provide edequate display intensity in most applications. For further applications information, refer to HP Application Note 1001.







# FOUR CHARACTER RED ALPHANUMERIC DISPLAY FOR EXTENDED TEMPERATURE APPLICATIONS

HDSP-2010

TECHNICAL DATA MARCH 1980

#### **Features**


- OPERATION GUARANTEED TO TA = -40°C
- HERMETICITY GUARANTEED TXV Screening Available
- 100% TEMPERATURE CYCLED -55°C to +100°C
- GDLD PLATED LEADS
- INTEGRATED SHIFT REGISTERS WITH CONSTANT CURRENT DRIVERS
- CERAMIC 7.62mm (.3 in.) DIP Integral Red Glass Contrast Filter
- WIDE VIEWING ANGLE
- END STACKABLE 4 CHARACTER PACKAGE
- PIN ECONOMY
   12 Pins for 4 Characters
- TTL COMPATIBLE
- 5 x 7 LED MATRIX DISPLAYS FULL ASCII CODE
- RUGGED, LONG OPERATING LIFE
- CATEGORIZED FOR LUMINOUS INTENSITY Assures Ease of Package to Package Brightness Matching



#### Description

The HP HDSP-2010 display is designed for use in applications requiring high reliability. The character font is a 3.8mm (0.15 inch) 5 x 7 red LED array for displaying alphanumeric information. The device is available in 4 character clusiers and is packaged in a 12-pin dual-in-lina type package. An on-board SiPO (serial-in-parallel-out) 7-bit shift register associated with each digit controls constant current LED row drivers. Full character display is achieved by external column strobing. The constant current LED drivers are externally programmable and typically capable of sinking 13.5mA peak per diode. Applications include interactive I/O terminals, avionics, portable telecommunications gear, and hand held egulpment regulring alphanumeric displays.

#### Package Dimensions



#### **Absolute Maximum Ratings**

Supply Voltage Vic to Ground,	0.5V to 6.0V
Inputs, Data Out and V <sub>8</sub>	U.SV to V <sub>CC</sub>
Column Input Voltage, Vcbi,	0.5V to +6.0V
Free Air Operating Temperature	
Range TJ <sup>21</sup>	-40° C to ±70° C

Storage Temperature Range, Ts55°C to +100°C
Maximum Allowable Package Dissipation
at T <sub>A</sub> =25° C <sup>(f<sub>1</sub>2-at)</sup>
Maximum Solder Temperature 1.59mm (.063")
Below Seating Plane t<5 secs 260° C

## **Recommended Operating Conditions**

Parameter	Symbol	1 Min.	Nom.	Max.	Units
Supply Vollage	Vec	4.75	5.0	5.25	٧
Dala Oul Current, Low State	log			1.6	mA
Dala Oul Current, HighState	lon			-0.5	mA 🤞
Column Input Voltage, Column On:	⇒ V <sub>LOL</sub>	2.6		V <sub>CC</sub>	V ⊷ k
Setup Time	Lynup	2 <sup>(4</sup> 70	°,45°		ns 🖖
Hold Time 1/2	Inold	30	0		ns.
Width of Clock	Lugetneki	75			ns
Clock Frequency	clock	0		3	MHz
Clock Transition Time	Len	31,		200	ns .
Free Air Operating Temperature Range	T <sub>A</sub>	-40	TERRINA	70 %	*C.

# Electrical Characteristics Over Operating Temperature Range

(Unless otherwise specified.)

Description		Symbol	Test Conditions		Min	Тур.*	Max.	Unlia
Supply Current	Ar a	lóc	VCC = 5.25V VCLOCK = VDATA = 2.4V	V <sub>B</sub> = 0.4V		45	60	mA
	,		All SR Slages = 1	VB = 2/4V		73	95	mA
Column Gurrent at any Go	lumn Input	tcoL	Vcc = 5,25V Vcol = 3,5V	V <sub>B</sub> = 0.4V			1.5	εnΑ
Column Current at any Co	lumn (gpul	lcot.	All SR Slages = Logical 1	VB = 2.4V		350	435	mA
Peak Luminous Intensity per LEO(3.71) (Character Average)		IVREAK	$V_{CO} = 6.0V$ , $V_{COL} = 3.5V$ $T_1 = 25^{\circ} C^{ A }$ $V_B = 2.4V$		105	200		µсф
Vg, Clock or Data Input Threshold High Vg, Data Input Threshold Low		ViH	2.2		2.0			٧
		VIL	Vcc = Vcot = 4.75V				0.8	V
Clock Threshold Low		ViL					0.6	V
Input Current Logical 1	Va. Cłock	IIH .	Vcc = 5,25V, VtH = 2,4V			20	80	μA
	-Dala In	hH .	V60 = 3128V, VtH ₩ 2.4V			10	40	μA
Input Current Logical 0	Vs. Clock	ltL -	Vcc = 5,25V, Vrt. ≠ 0,4V			-5001	-800	μА
	Datá In	HL :	AEC = 2/59A! AIE = 0:4A			-250	-400	μА
Dala Oul Vollage		Voн	$V_{CO} = 4.75V$ , $I_{OH} = -0.5 mA$ .	VCOL = 0V	2.4	3.4		V
Osis Our Vollage		VOL	$V_{CC} = 4.75V$ , $IoL = 1.6mA$ , $V_{CC} = 4.75V$	COL = OV		0.2	0.4	V
Power Dissipation Per Pac	kage**	Po ,	Voc = 5.0V, Voos = 2.6V, 15 LEDs on per character, V	/g = 2,4V		0.66		W
Peak Wavelength: And AR		) AREAK				655		nm
Dominani Wavelength <sup>[5]</sup>		λď				640		nm
Leak Rale		4.			1		5 x 10 <sup>-7</sup>	cc/s

<sup>&#</sup>x27;Alt typical values specified at  $V_{CC} = 5.0 V$  and  $T_A = 25^{\circ} C$  unless etherwise neled.

NOTES: t. Maximum absolute dissipation le with the device in a secket having a thermal resistance from pine to ambient el 35° C/watt/davice

2. The device should be detated linearly above 25°C at 16mW/°C (see Electrical Description on page 3).

4. Ti releasite the Initial case temperatura of the device immediately pivor to the light measurement.


5 Dominant wavelength \(\lambda\_d\), is derived from the CIE chromaticity diagram, and represents the single wavelength which defines the celer et the davice.

Maximum allewable dissipation is derived from V<sub>CC</sub> = V<sub>B</sub> = V<sub>COL</sub> = 5.25 Vells, 20 LEDs on per character

7. The luminous elearance of the LED may be calculated using the fellowing relationships: Ly [Lux] =  $I_V$  (Candals://A (Metre)? Ly (Footiamberlat =  $\pi I_V$  (Candels://A (Footi?  $A = 5.3 \times 10^{-8} \ M^2 = 5.8 \times 10^{-7} \ (Footi?)$ 

<sup>&</sup>quot;Power disstpation per package with 4 characters (liuminated.

<sup>3</sup> The chereaters are categorized for Lumineus Intensity and color with the category designated by a latter ceds on the bottem of the package.



Parameter	Condition	Mm.	Тур,	Max.	Units
f <sub>clock</sub> CLOCK Rate				3	MHz
telli, telli Propagation delay CLOCK to DATA OUT	C <sub>1</sub> = 15pF R <sub>L</sub> =2.4KΩ			125	ns

Figure 1. Switching Characteristics, ( $V_{CC} = 5V$ ,  $T_A = \cdot 40^{\circ}$  C to  $+70^{\circ}$  C)

#### Mechanical and Thermal Considerations

The HDSP-2010 is available in a standard 12 lead ceramicglass dual in-line package. It is designed for plugging into DIP sockets or soldering into PC boards. The packages may be horizontally or vertically stacked for character arrays of any desired size.

The HDSP-2010 can be operated over a wide ranga of temparature and supply voltagas. Full power operation at  $T_A = 25^{\circ}\text{C}$  ( $V_{CC} = V_B = V_{COL} = 5.25\text{V}$ ) is possible by providing a total thermal resistance from the seating plane of the pins to ambient of 35° C/W/devica maximum. For operation above  $T_A = 25^{\circ}\text{C}$ , the maximum devica dissipation should be derated above 25° C at 16mW/° C (see Figure 2). Power derating can be achieved by either decreasing V<sub>COL</sub> or decreasing the average drive current through pulse width modulation of V<sub>B</sub>.

The HDSP-2010 display has an integral rad glass lens. A front panel contrast filter is desirable in most actual display applications. Some suggested filters are Panel graphic Ruby Red 60, SGL Homalita H100-1605 Red and

3M Light Control Film (louvered filters). OCLI Sungard optically coated glass filters offer superior contrast enhancement.

Post solder cleaning may be accomplished using water, Freon/alcohol mixtures formulated for vapor cleaning processing (up to 2 minutes in vapors at boiling) or Freon/alcohol mixtures formulated for room temperatura cleaning. Suggested solvents: Fraon TF, Freon TE, Genesolv DI-15, Genesolv DE-15.

#### **Electrical Description**

The HDSP-2010 display provides on-board storage of decoded column data and constant current sinking row drivers for each of 28 rows in the 4 character display. Tha device consists of four LED matrices and two integrated circuits that form a 28-bit serial input-parallel output (SIPO) shift register, see Figure 5. Each character is a 5 x 7 diode array arranged with the cathodes of each row connected to one constant current sinking output of the SIPO shift register. The anodas of each column are connected together, with the same column of each of the 4 characters connected together (i.e. column 1 of all four characters are connected to pin 1). Any LED within any character may be addressed by shifting data to the appropriate shift register tocation and applying a voltage to the appropriate column.

Associated with each shift register location is a constant current sinking LED driver, capable of sinking a nominal 13.5 mA. A logical 1 loaded into a shift register location enables the current source at that location. A voltage applied to the appropriate column input turns on the desired LED.

The display is column strobed on a 1 of 5 basis by loading 7 bits of row data per charactar for a salectad column. Tha data is shifted through the SIPO shift register, ona bit location for each high-to-low transition of the clock. When the HDSP-2010 display is operated with pln 1 in the lower left hand corner, the first bit lhat is loaded into the SIPO shift register will be the information for row 7 of the right most charactar. The 28th bit loaded into the SIPO shift register will be the information for row 1 of the left most character. When the 28 bits of row data for column 1 have been loaded into the SIPO shift register, the first column is an ergized for a tima pariod, T, Illuminating column 1 in all four characters. Column 1 is turned off and the process is repealed for columns 2 through 5.




Figure 2. Maximum Allowable Power Dissipation vs. Temperature.




Figure 3. Relative Luminous Intensity vs. Temperature.




Figure 4. Peak Column Current va. Column Voltage.




Figure 5. Block Diagram of the MDSP-2010 Display

Knowing the time period, t, to load the data into the display, the LED on time duty tactor, DF, may be determined

$$DF = \frac{T}{5(t+T)}$$

The time frame allotted per column is (t+T) and the minimum recommended refresh rate for a flicker free display is 100 Hz, so that  $(t+T) \le 2$  ms. If the display is operated at the 3 MHz meximum clock rate, it is possible to maintain t << T. For display strings of 24 charecters or less, the LED on time DF will be approximetely 19.4%. For longer displey strings, operation of the display with DF approximetely 10% will provide adequate light output for indoor applications.

The 28th stage of the SIPO shift register is connected to the Date Output, which is designed to interfece directly to the Date Input of the next HDSP-2010 in the display string.

The V<sub>B</sub> Input may be used to control the apparent brightness of the display. A logic high applied to the V<sub>B</sub> input enables the displey to be turned ON, end a logic low blanks the display by disabiling the constant current LED drivers. Therefore, the time average luminous intensity of the displey cen be varied by pulse width modulation of V<sub>B</sub>. For application and drive circuit information refer to HP Application Notes 966 and 1001.

## High Reliability Test Program

Hewlett-Packerd provides standard high reliability test programs in order to facilitate the use of HP products in military programs. The TXV pretix identifies e pert which has been preconditioned end screened per Table 1.

#### PART NUMBER SYSTEM

Standerd Product	With TXV Screening
HDSP-2010	TXV-2010

TABLE 1, TXV Preconditioning and Screening - 100%

Examination or Test	MIL-STD-883 Melhods	Conditions
. 1. Internal Visual Inspection	OED Procedure	
2. High Temperature Storage	1008	100°C, 24 Hrs;
3. Temperature Cycling	1010	-55°C to +100°C, 10 Cycles
4. Constant Acceleration	2001	2,000 G's, Y1 Orlentation
5. Fine Leak	1014	Condition A
6. Gross Leak	1014	Condition C, Inspect at 100°C
7. Electrical Test: (Iv. toc. toot, fit, lin. Von, Vot)		
8. Burn-In	1015	TA = 70°C, t = 168 hrs. Pp = .9W M.
9. Electrical Test: (Iv. Icc. Icot. Iit. โห. ' Von. Vot.)	:	
10. External Visual	2009	



# 5 x 7 DOT MATRIX ALPHANUMERIC DISPLAY SYSTEM

HDSP - 2416 HDSP - 2424

HDSP - 2424


HDSP - 2440 HDSP - 2470

HDSP - 2471 HDSP - 2472

TECHNICAL DATA MARCH 1980

#### **Features**

- COMPLETE ALPHANUMERIC OISPLAY SYSTEM UTILIZING THE HDSP-2000 DISPLAY
- CHOICE OF 64, 128, OR USER OFFINED ASCII CHARACTER SET
- CHOICE OF 16, 24, 32, or 40 ELEMENT OISPLAY PANEL
- MULTIPLE OATA ENTRY FORMATS Left, Right, RAM, or Block Entry
- EOITING FEATURES THAT INCLUOE CURSOR, BACKSPACE, FORWARDSPACE, INSERT, DELETE, AND CLEAR
- DATA OUTPUT CAPABILITY
- SINGLE 5.0 VOLT POWER SUPPLY
- TTL COMPATIBLE
- EASILY INTERFACEO TO A KEYBOARD OR A MICROPROCESSOR



#### Description

The HDSP-24XX series of alphanumeric display systems provides the user with a completely supported 5 x 7 dot matrix display panel. These products free the user's system from display maintenance and minimize the interaction normally required for alphanumeric displays. Each alphanumeric display system is composed of two component parts:

- An alphanumeric display controller which consists of a preprogrammed microprocessor plus associated logic, which provides decode, memory, and drive signals necessary to properly interface a user's system to an HDSP-2000 display, in addition to these basic display support operations, the controller accapts data in any of four data entry formats and incorporates several powarful editing routinas.
- A display panel which consists of HDSP-2000 displays matched for luminous intensity and mounted on a P.C. board designed to have low thermal resistance.

These alphanumeric display systems are attractive for applications such as data entry terminals, instrumantation, electronic typewriters, and other products which require an easy to use 5 x 7 dot matrix alphanumeric display system.

#### PART NUMBER

#### DESCRIPTION

3	AMI NUMBE	n	DE	SCHIFTIO	14	
ĺ	Display Boar	ds				
	HDSP-2416	Single-line utilizing the				panel
	HDSP-2424	Single-line utilizing the				panel
	HDSP-2432	Single-line utilizing the				panel
	HDSP-2440	Single-line utilizing the				panel
1	Controller B	oards				
	HDSP-2470	HDSP-2000 a 64 charac		* *		orating

HDSP-2471 HDSP-2000 display interface incorporating a 128 character ASCII decoder

HDSP-2472 HDSP-2000 display interface without ASCII decoder, Instead, a 24 pin socket is provided to accept a custom 128 character set from a user programmed 1K x 8

When ordering, specify one each of the Controller Board and the Display Board for each complete system.

# HDSP-2470/-2471/-2472

## Absolute Maximum Ratings

Vcc	-0.5V to 6.0V
Operating Temperature Range, Amblent (TA)	0°C to 70°C
Storage Temperature Range (Ts)5	5°C to 100°C
Voltage Applied to any Input or Output .	, -0.5V to 6.0V
Isouace Continuous for any Column Driver 5.0 Amps (60 sec. r	nax. duration)

# Recommended Operating Conditions

Parameter	Symbol	Min.	Max.	Units
Supply Voltage	Voc.	4.75	5.25	٧
Data Out	lou		0.4	mΑ
Data Out	Јон		-20	μА
Ready, Data Valid,	lot.		1.6	mA
Column On, Display Data	lon '		-40	ДД
O't-	lou		10.0	mA i
Cłock	Іон		1.0	mA
Column <sub>1-6</sub>	ISOURCE		-5.0	Α

# Electrical Characteristics Over Operating Temperature Range

(Unless otherwise specified)

Parameter	Symbol	Min.	Тур.	Max.	Units	. Conditions
Supply Current <sup>[1]</sup>	lcc			400	mA	V <sub>CC</sub> = 5.25V Column On and All Outputs Open
Input Threshold High (except Reset)	V <sub>tH</sub>	2.0			V	Vcc = 5.0V ± .25V
Input Threshold High — Reset[2]	, ViH	3.0			٧	Vcc = 5.0V ± .25V
Input Threshold Low — All Inputs	VIL			8,0	ν	V <sub>CC</sub> = 5.0V ± .25V
Data Out Mallana	VoнData	2.4			· V	I <sub>OH</sub> = -20μA V <sub>CC</sub> = 4.75V
Data Out Voltage	VolData			0.5	V	IOL = 0.4mA VCC = 4.75V
Clock Output Voltage	VonClk	2.4			V	$I_{OH} = -1000 \mu A$ $V_{GC} = 4.75 V_{GC}$
	VolClk			0.5	7. V	IOL = 10.0mA VGC = 4.75V
Ready, Display Data, Data Valld, 11	Voн	2.4			V	$I_{OH} = -40 \mu A$ $V_{OC} = 4.75 V_{OC}$
Column on Output Voltage	Vol			0.5	V	IoL = 1.6mA Vcc = 4.75V
Input Current, [3] All Inputs Except	Іін			-0.3	mA	VIH = 2.4V VCC = 5.25V
Resel, Chip Select, D7	l <sub>IL</sub>			-0.6	- mA	$V_{IL} = 0.5V$ $V_{GC} = 5.25V$
Reset Input Current	lıн			-0.3	mА	$V_{IH} = 3.0V$ $V_{CC} = 5.25V$
	lin			-0.8	mA	V <sub>IL</sub> = 0.6V V <sub>CC</sub> = 5.25V
Chip Select, Dy Input Current	ξĮ	-10		+10	μА	0 < V <sub>I</sub> < V <sub>CC</sub>
Column Output Voltage	VOLCOL	2.6	3.2		V	TOUT = -5.0A VCC = 5.00\

#### NOTES:

1. See Figure 11 for total system supply current.

 External reset may be initiated by grounding Reset with either a switch or open collector TTL gate for a minimum time of 50ms. For Power On Reset to function properly, Vcc power supply should turn on at a rate > 100V/s.

Momentary peak surge currents may exist on these lines. However, these momentary currents will not interfere with proper operation of the HDSP-2470/1/2.

#### HDSP-2416/-2424/-2432/-2440

## **Absolute Maximum Ratings**

Supply Voltage Vcc to Ground0.5V to 6.0V
Inputs, Data Out and VB0.5V to Vcc
Column Input Voltage, VCOL0.5V to +6.0V
Free Air Operating Temperature
Renge, TA <sup>[1]</sup>
Storage Temperature Bange, Ts55°C to +100°C

# Recommended Operating Conditions

Parameter	Symbol	Min.	Norm.	Max.	Unite
Supply Voltage	Vcc	4.75	5.0	5.25	V
Column Input Voltage, Column On	VcoŁ	2.6			V
Setup Time	†\$ETUP	70	45		ns
Hold Time	tHOLD	30	0		ns
Width of Clock	tw(cLock)	75			ns
Clock Frequency	fcLock	0		3	MHz.
Clock Transition Time	tTHL			200	ns :
Free Air Operating <sup>[1]</sup> Temperature Range	ŢΑ	0		55	°C

#### Electrical Characteristics Over Operating Temperature Range

(Unless otherwise specified)

Parametar		Symbol	Min.	Typ.*	Max.	Units	Conditions
Supply Current				45n	60n <sup>(2)</sup>	mA	Vcc = 5,25V VB = 0.4V
		fee		73n	95n	mA	VCLOCK=VDATA=2.4V All SR Stages = VB = 2.4V Logical 1
Column Current at eny Column Inpul		Icot			1.5ก	mA	V <sub>CC</sub> = V <sub>COL</sub> = 5,25V V <sub>B</sub> = 0,4V All SR Stages =
		Icol		335n	410n	mA	Logical 1 Vs = 2.4V
Peak Luminous Intensity per LED (Character Average)		IV PEAK	105	200		μCd	Vcc = 5.0V, VcoL = 3.5V T <sub>1</sub> = 25° C <sup>[3]</sup> , V <sub>B</sub> = 2.4V
Vs, Clock or Data Input T	hreshold High	ViH	2.0			V	Vcc = Vcol = 4.75V
Ve, Clock or Data Input T	hreshold Low	ViL			0.8	V	VCC = VCOL = 4.75V
Input Current Logical 1	Va, Clock	1 <sub>H</sub>			80	μА	Vcc = 5.25V, ViH = 2.4V
	Data In	Лін			40	μΑ	VCC - 5.25V, VIH - 2.4V
Input Current Logical 0	Va. Cłock	In		-500	-800	μА	Vcc = 5.25V, Vil. = 0.4V
Data In		t <sub>IL</sub>		-250	-400	μА	VCC - 3.23V, VIL - 0.4V
Power Dissipation Per Board <sup>[4]</sup>		63		0,66n		W	Vcc = 5.0V, VcoL = 2.6V 15 LED's on per Character, VB = 2.4V

<sup>&#</sup>x27;All typical values specified at  $V_{CC} = 5.0V$  and  $T_A = 25^{\circ}C$  unless otherwise noted.

#### NOTES

- Operation above 55°C (70°C MAX) may be achieved by the use of forced air (150 fpm normal to component side of HDSP-247X controller board at sea level). Operation down to -20°C is possible in applications that do not require the use of HDSP-2470/-2471/-2472 controller boards.
- 2. n = number of HDSP-2000 packages

HDSP-2416 n = 4

HDSP-2424 n = 6

HDSP-2432 n = 8

HDSP-2440 n = 10

- 3. Tj refers to initial case temperature immediately prior to the light measurement.
- 4. Power dissipation with all characters illuminated.

#### System Overview

The HDSP-2470/-2471/-2472 Alphanumeric Display Controllers provide the Interface between any ASCII based Alphanumeric System and the HDSP-2000 Alphanumeric Display. ASCII data is loaded into the system by means of any one of four data entry modes — Left, Right, RAM or Block Entry, This ASCII data is stored in the internal RAM memory of the system. The system refreshes HDSP-2000 displays from 4 to 48 characters with the decoded data.

The user interfaces to any of the systems through eight DATA IN inputs, five ADDRESS inputs (RAM mode), a CHIP SELECT input, RESET input, seven DATA OUT

outpuls, a READY output, DATA VALID output, and a COLUMN ON output. A low level on the RESET input clears the display and initializes the system. A low level on the CHIP SELECT input causes the system to load data from the DATA IN and ADDRESS inputs Into the system. The controller outputs a status word, cursor address and 32 ASGII data characters through the DATA OUT outputs and DATA VALID output during the time the system is waiting to refresh the next column of the display. The COLUMN ON output can be used to synchronize the DATA OUT function. A block diagram for the HDSP-2470/-2471/-2472 systems is shown in Figure 1.




Figure 1. Block Diagram for the HDSP-2470/-2471/-2472 Alphanumeric Display Controller.

The system Interfaces to the HDSP-2000 display through five COLUMN outputs, a CLOCK output, DISPLAY DATA output, and the COLUMN ON output. The user should connect DISPLAY DATA to DATA IN of the leftmost HDSP-2000 cluster and cascade DATA OUT to DATA IN of all HDSP-2000 clusters, COLUMN outputs from the system are connected to the COLUMN inputs of all HDSP-2000 clusters. The HDSP-24XX Series display boards are designed to Interconnect directly with the HDSP-247X Series display controllers. The COLUMN outputs can source enough current to drive up to 48 characters of the HDSP-2000 display. Pulse width modulation of display luminous intensity can be provided by connecting COLUMN ON to the input of a monostable mullivibrator and the output of the monoatable multivibrator to the VB inputs of the HDSP-2000 displays. The system is designed to refresh the display at a fixed retresh rate of 100 Hz. COLUMN ON time is optimized for each display length in order to maximize light output as shown in Figure 2.




Figure 2. Column on Tima vs. Display Length for the HDSP-2470/-2471/-2472 Aiphanumeric Display Controller.

#### Control Mode/Data Entry

User Interface to the HDSP-247X Series controller is via an 8 bit word which provides to the controller either a control word or standard ASCII date input. In eddition to this user provided 8 bit word, two additional control lines, CHIP SELECT and READY, allow easily generated "handshake" signals for interface purposes.

A logic low applied to the CHIP SELECT Input (minimum six microseconds) causes the controller to read the 8 DATA th lines and determine whether a control word or ASCII data word is present, as determined by the logic state of the most significant bit (D7), if the controller detects a logic high at D7, the state of D6-D0 will define the data entry mode and the number of alphanumeric characters to be displayed.

The 8 bit control data word termat is outlined in Figure 3. For the control word (D7 hlgh), bits  $D_5$  and  $D_5$  define the selected data entry mode (Leftentry, Rightentry, etc.) and bits  $D_3$  to  $D_6$  define display length. Bit  $D_4$  is ignored.

Control word inputs are first checked to verify that the control word is valid. The system Ignores display lengths greater than 1011 for left block or right, or 0111 for RAM. If the word is valid, the present state—next state table shown in Figure 4 is utilized to determine whether or not to clear the display. For display lengths of up to 32 characters, RAM entry can be used as a powerful editing tool, or can be used to preload the cursor. With other transitions, the internal data memory is cleared.

CONTROL

WORD: 0,060,040,000,00

1 X X - Y Y Y

Y Y Y Y	DISPLAY LENGTH:
0000	4 DIGITS
0001	8 "
0010	12 "
0011	16 "
0100	20 "
0101	24 "
0110	28 "
0 1 1 1	32* "
1000	36 "
1001	40 "
1010	44 "
1011	48 "

<sup>\*</sup>maximum for RAM data entry mode

хх	DATA ENTRY MDDES
0 0	RAM DATA ENTRY
0 1	LEFT DATA ENTRY
1 0	RIGHT DATA ENTRY
1 1	BLOCK DATA ENTRY

Figure 3. Control Word Format for the HDSP-2470/-2471/-2472 Atphanument Display Controller.



- (1) RAM ENTRY MODE IS VALID FOR DISPLAYS OF 32 CHARACTERS OR LESS IN LENGTH.
- (2) FOLLOWING A TRANSITION FROM RAM TO BLOCK, WHEN THE CURSOR AGGRESS IS 48 (30₁) OURING THE TRANSITION, THE FIRST VALID ASCII CHARACTER WILL BE IGNORED AND THE SECOND VALID ASCII CHARACTER WILL BE LOADED IN THE LEFT- MOST DISPLAY LOCATION.

#### WHERE BEGIN IS DEFINED AS FOLLOWS:

DISPLAY	CURSOR ACORES
cengiji	OI BEGIN
4	2C18 , 4410
В	28 18 40 <sub>10</sub>
12	2416, 3810
18	2016, 3210
20	1C <sub>18</sub> , 28 <sub>10</sub>
24	1814, 2410
28	1411, 2010
32	1015, 1610
38	DC18 , 12 <sub>10</sub>
40	BB18, 810
44	0418, 410
48	0018


Figure 4, Present State-Next State Diagram for the HDSP-2470/-2471/-2472 Alphanumeric Display Controller.

If D7 is a logic low when the DATA IN lines are read, the controller will interpret D6-D0 as standard ASCII data to be stored, decoded and displayed. The system accepts seven bit ASCII for all three versions. However, the HDSP-2470 system displays only the 64 character subset [2016]

(space) to 5F16 (\_1) and ignores all ASCII characters outside this subset with the exception of those characters defined as display commands. These display commands are shown in Figure 5. Displayed character sets for the HDSP-2470/-2471 systems are shown in Figure 6.

DATA WORD:	D <sub>7</sub>	D <sub>6</sub>	DS	$D_4$	$D^3$	D2	D <sub>1</sub>	0			
ASCII ASSIGNMENT	0	Α	Α	Α	Α	Α	Α	A	DISPLAY COMMAND		
LF		6	D	O	1	o	1	0	CLEAR	Valid in Right Entry	
BS		ō	ō	ō	1	0	0	0	BACKSPACE CURSOR	Modii	Velid In Left Entry
HT		0	0	0	1	0	0	1	FORWARDSPACE CURSO	R	Mode
US		0	0	1	1	1	1	1	INSERT CHARACTER		
DFL		1	1	1	1	1	1	1	DELETE CHARACTER		J

Figure 5. Display Commands for the HDSP-2470/-2471/-2472 Alphanumeric Display Controller.




<sup>+</sup>DISPLAY COMMANDS WHEN USED IN RIGHT ENTRY

Figure 6. Display Font for the HDSP-2479 (64 Character ASCII Subset), and HDSP-2471 (128 Character ASCII Set) Alphanumeric Display Controller.

Regardless of whether a control word or ASC(I data word is presented by the user, a READY signa( (s generated by the controller after the input word is processed. This READY signal goes (ow for 25µs and upon a positive transition, a new CH(P SELECT may be accepted by the controller. Data Entry Timing is shown in Figure 7.

#### DATA ENTRY TIMINO



#### MAXIMUM DATA ENTRY TIMES OVER OPERATING TEMPERATURE RANGE

DATA ENTRY MODE		_			F	UNCTION		
HDSP-	DATA H	OLD TIME*	DATA ENTRY	BACK SPACE	CLEAR	SPACE	DELETE	INSERT
LEFT (2471/2)	135µs		235µs	195µs	505µs	205μs	725µs	725µs
LEFT (2470)	150με		245µs	215µs	530µs	225µs	745µs	735µs
RIGHT (2471/2)	85µs		480µs	470µs	465µs			
RIGHT (2470)	105µs		490µs	490µs	485µs			
RAM (2471/2)	55µs	120µs**	190µs					
RAM (2470)	55µs	130µs**	200µs					
BLOCK (2471/2)	55µs		120µз	(155µs F	OR RIGH	TMOST CHA	RACTER)	
BLDCK (2470)	55µs		130µs	(165µs F	DR RIGH	TMOST CHA	RACTER)	
LDAD CONTROL (2471/2)	50µs		505µs					
LOAD CONTROL (2470)	50µs		505µs					

<sup>\*</sup>Minimum time that data inputs must remain valid after Chip Select goes low.

Figure 7. Data Entry Timing and Data Entry Times for the HDSP-2470/-2471/-2472 Alphanumeric Display Controller.

<sup>\*\*</sup>Minimum time that RAM address inputs must remain valid after Chip Select goes low.

#### Left Entry Mode

With Lett entry, characters are entered in typewriter fashion, i.e., to the right of all previous characters. Left entry uses a blinking cursor to indicate the location where the next character is to be entered. CLEAR loads that display with spaces and resets the cursor to the lettmost display location, BACKSPACE and FORWARDSPACE move the cursor without changing the character string. Thus, the user can backspace to the character to be edited, enter a character and then forward space the cursor. The DELETE function deletes the displayed character at the cursor location and then shifts the character string following the cursor one location to that left to fill the vold of the deleted character. The INSERT CHARACTER sets a flag inside the system that causes subsequent ASCII characters to be inserted to the left of the character et the cursor location. As new characters are entered, the cursor, the character at the cursor, and all characters to the right of the cursor are shitled one location to the right. The INSERT tunction is terminated by a second INSERT CHARACTER, or by BACKSPACE, FORWARDSPACE, CLEAR or DELETE. In Left entry mode, atter the display is filled, the system ignores all characters except BACKSPACE and CLEAR. The system allows the cursor to be positioned only in the region between the leftmost display character and immediately to the right (ottscreen) of the rightmost display character.

#### **Right Entry Mode**

In Right entry moda, characters are entered at the right hand side of the display and shitted to the left as naw characters are entered. In this mode, the system storas 48 ASCII characters, although only the last characters entered are displayed. CLEAR loads the display with spacas, BACKSPACE shifts the display one location to the right, deleting the last character entered and displaying the next character in the 48 character butfer. Right entry mode is a simple means to implement the walking or "Times-Square" display. FORWARDSPACE, INSERT, and DELETE heve character assignments in this mode since they are not treated as editing characters. In this mode, the cursor is located immediately to the right (ottscreen) of the rightmost displayed character.

#### **Block Entry Mode**

Block entry allows the taslest data entry rate of all four modes. In this mode, characters are loaded from lett to right as with Lett entry. However, with Block entry, after the display is completely loaded, the next ASCII character is loaded in the lettmost display location, replacing the pravious displayed character, While Block entry has a nonvisible cursor, the cursor is always loaded with the address of the next character to be entered. In this entry mode, the system can display tha complete 128 character ASCII set. The display can be cleared and the cursor reset to the lettmost display location by loading in a new BLDCK control word.

#### **RAM Entry Mode**

In RAM entry, ASCII characters are loaded at the address specified by the five bit RAM address. Due to the limitation of only five address lines, RAM date entry is allowed only

tor displays less than or equal to 32 characters. Regardless of display length, address 00 is the lettmost display character. Dul of range RAM addresses are Ignored. While RAM entry has a non-visibla cursor, the cursor is always preloaded with the address to the right of the last character entared. This allows the cursor to be preloaded with an address prior to going into any other entry mode. In RAM entry, the system can display the complete 128 character ASCII set because it does not interpret any of the characters as control functions. The display can be cleared by loading in a new RAM control word.

#### Data Dut

For display lengths of 32 characters or less, the data stored in the internal RAM is available to the user during the time between display refresh cycles. The system outputs a STATUS WORD, CURSOR ADDRESS, and 32 ASCII data characters. The STATUS WDRD specifies the data entry mode and the display length of the system. The STATUS WORD output differs slightly trom the CONTRDL WDRDInput. This ditterence is depicted in Figure 8. Regardless of display length, the CURSDR ADDRESS of the rightmost character location is address 47 (2Frail and the offscreen address of the cursor is address 48 (301a). The CURSOR ADDRESS of the lettmost location is defined as address 48 minus the display length. A general formula for CURSOR ADDRESS is:

#### CURSOR ADDRESS =

(47 - Display Length) + Number of Characters from Left.

For example, suppose the alphanumeric display is 16 characters long and the cursor was blinking at the third digit from the laft. Than the CURSOR ADDRESS would be 47 - 16 + 3 or 34 (22<sub>16</sub>) and the 18th ASCII data word would correspond to the ASCII character at the location of the display cursor. In Left and Block entry, the CURSOR ADDRESS specifies the location where the next ASCIT data character is to be entered. In RAM entry, the CURSOR ADDRESS specities the location to the right of tha last character antared. In Right entry, the CURSOR ADDRESS is always 48 (3018). The negative edge of the DATA VALID output can be used to load the 34 DATA OUT words Into the user's system. The DATA DUT timing tor the HDSP-247X systems ere summarized in Figure 8. For displays longer than 32 characters, the system only outputs the STATUS WDRD between retresh cycles.

#### Master/Power On Reset

When power is tirst applied to the system, the system clears the display and tests the state of the DATA INPUT, D7. It D7 > 2.0V, the systems loads the control word on the DATA INPUTS Into the system. It D7  $\leq$  .8V or the system sees an invalid control word, the system initializes as Left entry tor a 32 character display with a flashing cursor in the lettmost location. For PDWER DN RESET to function properly, tha power supply must turn on at a rate > 100 V/s. In addition, the system can be reset by pulling the RESET input low for a minimum of 50 milliseconds. POWER ON/MASTER RESET tirning is shown in Figure 9.




Figure 8. Data Out Timing and Format for the HOSP-2470/-2471/-2472 Alphanumaric Display Controller.




Figure 9. Power-On/Master Reset Timing for the HOSP-2470/-2471/-2472 Alphanumeric Display Controller.

#### **Custom Character Sets**

The HDSP-2472 systam has been specifically designed to permit the user to insert a custom 128 ASCII character set. This system features a 24 pin socket that is designed to accept a custom programmed 1K X 8 PROM, EPROM, or ROM. The read only memory should have an access time  $\leq 500_{\rm ns}$ ,  $|_{\rm IL} \leq |-.4{\rm mA}|$  and  $|_{\rm IH} \leq 40\mu{\rm A}$ . A list of pin compatible read only memories is shown in Figura 10. Jumper locations are provided on the HDSP-2472 P.C. board which allow the use of ROM's requiring chip enables tied either to 0 or 5V. For further information on ROM programming, please contact the factory.

#### Power Supply Requirements

The HDSP-247X Alphanumeric Display System is designed to operate from a single 5 volt supply. Total Icc regulraments for the HDSP-247X Alphanumaric Display Controller and HDSP-24XX Display Panel are shown In Figure 11. Peak Icc is the instantaneous current regulred for the system. Maximum Peak Ioc occurs for Voc = 5.25V with 7 dots ON in the same Column in all display characters. This current must be supplied by a combination of the power supply and supply filter capacitor. Maximum Average Icc occurs for Vcc = 5,25V with 21 dots ON per character in all display characters. The inclusion of a 375 X microfarad capacitor (where X is the number of characters in the display) adjacent to the HDSP-247X Alphanumeric Display System will permit the use of a power supply capable of supplying the maximum. average Icc.




Figure 11. Maximum Peak and Average t<sub>CC</sub> for the HDSP-2470/71/72 Alphanumeric Disptay Controller and HDSP-2000 Display.

#### CONNECTORS

FUNCTION	TYPE OF CONNECTOR	SUGGESTED MANUFACTURER
CONTROL/DATA ENTRY	26 Pin Ribbon Cable	3M P/N 3399-X000 Series
POWERIN	3 Pin With Locking Ramp	Molex P/N 09-50-3031 with 08-50-0106 Terminals
DISPLAY ORIVERS	17 Lead Sourt to Board	Amp P/N 1-530500-7, also available in board to cable and other configurations

#### NOTES:

- (1) Power leads should be 18-20 gauge stranded wire.
- (2) The maximum lead length from the controller board to the display should not exceed 1 matre.
- (3) The suggested Amp connector is supplied with the controller.

				EATER	AMP COMME	CITON
PART NUMBER	MANUFACTURER	TYPE	CONSTRUCTION	x	Y	<u>z</u>
2758	Intel	EPROM	NMOS	GND	GND	+5
7608	Harris	PROM	BIPOLAR-NICE	NC	NC	NC
3628-4	Intel	PROM	BIPOLAR-Si	+5	+5	GND
8252708	Signetics	PROM	BIPOLAR-NICE	NC	NC	NC
6381	Monalithic Mem.	PROM	BIPOLAR-NICr	+5	+5	GND
6385	Monalithic Mem.	PROM	BIPOLAR-NICr	NC	NC	NC
87S228	National	PROM	BIPOLAR-TIW	+5	+5	GND
93451	Fairchild	PROM	BIPOLAR-NICr	+5	+5	GND
68308	Motorola	ROM	NMOS	**	NC	NC
2607	Signetics	ROM	NMOS	**	NC	NC
30000	Mostek	ROM	NMOS	**	+5	NC

Board jumpers correspond to pins 18, 19 & 21 of ROM.

EXTERNAL COMMECTIONS

Figure 10. Pin Compelible 1K x 8 Read Only Memories for the HDSP-2472 Alphanumeric Disptay Controller.

#### Dispiay Boards/Hardware

The mechanical layout of the HDSP-247X Series allows direct mating of the controller P.C. board to a compatible series of display boards available from Hewlett-Packard. These display boards consist of matched and tested HDSP-2000 cluaters soldered to a P.C. board.

Included with the controller board are: 1 each Amp P/N 1-530500-7 board to board connector, and 4 each locking circuit board support nylon standoffs (Richeo LCBS-4). This hardware allows the controller board to interconnect with any of the standard display boards. Figure 12 dapicts corract assembly techniqua.

<sup>\*\*</sup> As defined by customer

#### Assembly Steps

- Insert the standoffs Into .151 diameter holes (notad as "S" on Figure 12. The long end of the standoffs should protrude through the controller board side.
- Position the controller board and display board with the components and displays fecing out. The HP logo should be in the upper left corner when viewed tacing the boards. Insert the standoffs through the mating holes on tha display board and press the boards togather so that the standoffs lock in place.
- After the standotfs are sacured, the Amp connector should be placed on the edge connect pads (marked "A" through "Q" Figure 12) at the top of the boards.
   Visual alignment of this connector may be done on the controller board by determining that the first connector contact tinger is ceniered on the pad labeled "A".




Figure 12. Assembly Drawing.




Figure 13. HDSP-2470/-2471/-2472




Figure 14. HDSP-2416/-2424/-2432




Figure 15, HDSP-2440




## 18 SEGMENT SOLID STATE ALPHANUMERIC DISPLAY

HDSP-6300

TECHNICAL DATA MARCH 1980

#### **Features**

- ALPHANUMERIC
   Displays 64 Character ASCII Set and
   Special Characters
- 18 SEGMENT FONT INCLUDING CENTERED O.P. AND COLON
- 3.56mm (0.140") CHARACTER HEIGHT
- APPLICATION FLEXIBILITY WITH PACKAGE OESIGN
   Character Dual-In-Line Package End Stackable
   Sturdy Leads on 2.54mm (0.100") Centers
   Common Cathode Configuration
- LOW POWER
   As Low as 1.0-1.5mA Average
   Per Segment Oepending on Peak
   Current Levels
- EXCELLENT CHARACTER APPEARANCE Continuous Segment Font High On/Oft Contrast
   5.08mm (0.200") Character Spacing Excellent Character Alignment Excellent Readability at 1.5 Metres
- SUPPORT ELECTRONICS
   Can Be Driven With ROM Decoders and Drivers
   Easy Interlacing With Microprocessors and
   LSI Circuitry
- CATEGORIZED FDR LUMINDUS INTENSITY Assures Unitormity of Light Dutput From Unit to Unit Within a Single Category



### Description

The HDSP-6300 is an eighteen segment GaAsP red alphanumeric display mounted in an 8 character dual-in-line package configuration that permits mounting on PC boards or in standard IC sockets. The monolithic light emitting diode character is magnified by the integral lens which increases both character size and luminous intensity, thereby making low power consumption possible. The eighteen segments consist of sixteen segments for alphanumeric and special characters plus centered decimal point and colon for good visual aesthetics. Character spacing yields 5 characters per Inch.

## **Applications**

These alphanumeric displays are attractive for applications such as computer peripherals and mobile terminals, desk top calculators, in-plant control equipment, handheld instruments and other products requiring low power, display compactness and alphanumeric display capability.

## **Absolute Maximum Ratings**

Symbol Parameter		Min.	Max.	Units	
IPEAK	Peak Forward Current Per Segment or DP (Duration ≤ 417µs)		150	mA .	
lavg	Average Current Per Segment or DP[1]		6,25	mÁ 🤌	
Po	Average Power Dissipation Per Character (1.2)		133	ηW	
TA	Operating Temperature, Ambient	-40	85	°C	
Ts	Storage Temperature	-40	100	°C	
VR	Reverse Vollage	1	5	V	
	Solder Temperature at 1.59mm (1/16 inch) below seating plane, t ≤ 5 Seconds		260	°C.	

#### NOTES

- Maximum allowed drive conditions for strobed operation are derived from Figures 1 and 2. See electrical section of operational considerations.
- Derete linearly above T<sub>A</sub> = 50°C at 2.47 mW/°C, P<sub>D</sub> Mex. (T<sub>A</sub> = 85°C) = 47 mW.

## Electrical/Optical Characteristics at T<sub>A</sub>=25°C

Symbol	Parameter	Test Condition	Min. Typ.	Max.	Units
lv .	Luminous Intensity, Time Average, Character Total with 16 Segments Illuminated [3,4]	IPEAK 24mA 1/16 Duty Factor	400 1200		ρcd
VF	Forward Voltage Per Segment or DP	I <sub>F</sub> = 24mA (One Segment On)	1.6	1.9	v
λΡΕΑΚ	Peak Wavelength		655		ΩM
λd	Dominant Wavelength [5]	,	640		វាភា
ÎR.	Reverse Current Per Segment or DP	Vn = 5V	10		Aц
R∂J_PIN	Thermal Resistance LED Junction-to-Pin per Character	77	250		° C/W/ Char.

#### NOTES

- The luminous Intensity ratio between segments within a digit is designed so that each segment will have the seme luminous sterance. Thus each segment will appear with equal brightness to the eye.
- 4. Operation at peak currents of less than 7mA is not recommended.
- The dominant wavelength, Ad, Is derived from the C.I.E. chromaticity diagram and represents that single wavelength which defines
  the color of the device, standard red.




Figure 1, Maximum Allowed Peak Current vs, Pulse Duration, Derate derived operating conditions above  $T_A = 50^{\circ} C$  using Figure 2.




Figure 2, Temperature Densiting Factor For Peak Current per Segment vs. Ambient Temperature, TyMAX = 110°C






Figure 3. Relative Luminous Efficiency (Luminous Intensity Per Unit Current) vs. Peak Segment Current,






Figure 4. Peak Forward Segment Current vs. Peak Forward Voltage.

For a Detailed Explanation on the Use of Data Sheet information and Recommended Soldering Procedures, See Application Note 1005, Page 464.



Additional Character Form



## Magnified Character Font Description




Figure 7.

## **Device Pin Description**

Pin		
No	,	Function
1 .	Anode	'Segment K
2	Anode	Segment D <sub>1</sub>
3	Anode	Segment C
4	Cathode	Digit 1
5	Cathode	Digit 2
6	Cathode	Digit 3
7.3	Cathode	, ₀Digit 4
8 9	Anode	Segment L
9	Anode	Segment G2
10.	Anode	Segment E
11 1	Anode	Segment M
12	Anode	Segment D <sub>2</sub>
13	Anode	Segment DP
14	Anode	Segment A <sub>2</sub>
15	Anode	Segment I
16.	Anode	Segment J
1793	Cathode	Digit 8
18	Cathode	Digit 7
19	Calhode	Digit 6
20	Cathode	Đígit 5
21	Anode	Segment Co
22	Anode	Segment G <sub>1</sub>
23	Anode	Segment B
24	Anode	Segment F
25	Anode	Segment H
26	Anode	Segment A <sub>1</sub>

## Operational Considerations

The HDSP-6300 device utilizes large monolithic 18 segment GaAsP LED chips including centered decimal point and colon. Like segments of each digit are electrically interconnected to torman 18 by Narray, where N is the quantity of characters in the display. In the driving scheme the decimal point or colon is treated as a separate character with its own time trame. A detailed discussion of character foni capabilities. ASCII code to 18 segment decoding, and display drive techniques will appear in a forthcoming application note.

This display is designed specifically for strobed (multiplexed) operation, with a minimum recommended peak torward current per segment of 7.0 mA. Under normal operating situations the maximum number of illuminated segments needed to represent a given character is 10. Therefore, except where noted, the

Intermation presented in this data sheet is for a maximum of 10 segments Illuminated per character.\*

The typical forward voltage values, scaled from Figure 4, should be used for calculating the current limiting resistor values and typical power dissipation. Expected maximum VF values for the purpose of driver circuit design may be calculated using the following VF model:

 $V_F = 1.85V + |p_{EAK}(1.811)$  For  $30\text{mA} \le |p_{EAK} \le 150\text{mA}$   $V_F = 1.58V + |p_{EAK}(10.711)$  For  $10\text{mA} \le |p_{EAK} \le 30\text{mA}$ 

More than 10 segments may be illuminated in a given character, provided the maximum allowed character power dissipation, temperature derated, is not exceeded.

## OPTICAL AND CONTRAST ENHANCEMENT

Each large monolithic chip is positioned under a separate element of a piastic aspheric magnifying lens producing a magnified character height of 3.56mm (0.140 lnch). The aspheric lens provides wide included viewing angles of 60 degrees horizontal and 55 degrees vertical with low off axis distortion. These two features, coupled with the very high segment luminous sterance, provide to the user a display with excellent readability in bright ambient light for viewing distances in the range of 1.5 metres. Effective contrast enhancement can be obtained by employing an optical filter product such as Panelgraphic Ruby Red 63 Dark Red 63 or Purple 90; SGL Homalite H100-1605 Red or H100-1804 Purple; or Plexiglas 2423. For very bright ambients, such as Indirect sunlight, the 3M Red 655 or Neutral Density Light Control Film is recommended.

#### **MECHANICAL**

This device is constructed by LED die attaching and wire bonding to a high temperature PC board substrate. A precision molded plastic iens is attached to the PC board.

The HDSP-6300 can be end stacked to form a character string which is a multiple of a basic eight character grouping. These devices may be soldered onto a printed circuit board or inserted into 28 pin DIP LSI sockets. The socket spacing must allow for device end stacking.

Suitable conditions for wave soldering depend upon the specific kind of equipment and procedure used. For more information, consult the local HP Sales Office or Hewlett-Packerd Components, Palo Alto, California.



## 18 SEGMENT SOLID STATE ALPHANUMERIC DISPLAY

HDSP-65D4 HDSP-65D8


TECHNICAL DATA MARCH 1980

#### **Features**

- ALPHANUMERIC Displays 64 Character ASCII Set and Special Characters
- 16 SEGMENT FONT PLUS CENTERED D.P. AND COLDN
- 3.81mm (0.150") CHARACTER HEIGHT
- APPLICATION FLEXIBILITY WITH PACKAGE DESIGN
   4 and 8 Character Dual-In-Line Packages
   End Stackable-Dn Both Ends for 8 Character and Dn Dne End for 4 Character
   Sturdy Gold-Plated Leads on 2.54mm (0.100") Centers
   Environmentally Rugged Package
- LDW PDWER
   As Low as 1.0-1.5mA Average
   Per Segment Depending on Paak
   Current Levels

Common Cathode Configuration

- EXCELLENT CHARACTER APPEARANCE Continuous Segment Font High Dn/Dit Contrast
   6.35mm (0.250") Character Spacing Excellent Character Alignment
   Excellent Readability at 2 Metres
- SUPPDRT ELECTRONICS
   Can Be Driven With ROM Decoders and Drivers
   Easy Interfacing With Microprocassors and
   LSI Circuitry
- CATEGORIZED FOR LUMINDUS INTENSITY Assures Uniformity of Light Dutput From Unit to Unit Within a Single Category



## Description

The HDSP-6504 and HDSP-6508 are 3.81mm (0.150") elghteen segment GaAsP red alphanumeric displays mounted in 4 character and 8 character dual-in-line package contigurations that permit mounting on PC boards or in standard IC sockets. The monolithic light emitting diode character is magnitled by the integral lens. which increases both character size and luminous intensity, thereby making low power consumption possible. The rugged package construction, enhanced by the back fill design, offers extended environmental capabilities compared to the standard PC board/lens type of display package. Its temperature cycling capability is the result of the air gap which exists between the semiconductor chip/wire bond assembly and the iens. in addition to the sixteen segments, a centered D.P. and colon are included. Character spacing yields 4 characters per Inch.

## **Applications**

These alphanumeric displays are attractive tor applications such as computer peripherals and terminals, computer base emergency mobile units, automotive instrument panels, desk top calculators, in-piant control equipment, hand-held instruments and other products requiring low power, display compactness and alphanumeric display capability.

## Device Selection Guide

Characters	Conliguration				
Per Olapiay	Device	Package	HOSP-		
4		(Figüre 6)	6504		
8		(Figure 7)	6508		

## Absolute Maximum Ratings

Symbol	Parameter	Młn.	Max.	Units
IPEAK	Peak Forward Current Per Segment or DP (Duration ≤ 312µs)		200	mA
lavg	Average Current Per Segment or DP [1]	-	7	mA
Po	Average Power Dissipation Per Character [1,2]		138	пW
TA	Operating Temperature, Amblent	-40	85	°C
Ts	Storage Temperature	-40	100	°C
VR	Reverse Voltage		5	V
	Solder Temperature at 1.59mm I1/16 inch) below seating plane, t ≤ 3 Seconds		260	°c

#### NOTES:


- Maximum allowed drive conditions for strobed operation are derived from Figures 1 and 2. See electrical section of operational
  considerations.
- 2. Derate linearly above  $T_A = 50^{\circ} C$  at 2.17mW/° C. PD Max.  $(T_A = 85^{\circ} C) = 62 \text{mW}$ .

## Electrical/Optical Characteristics at T<sub>A</sub>=25°C

Symbot	Parameter	Test Condition	Min.	Тур.	Max.	Units
ly	Luminous Intensity, Time Average, Character Total with 16 Segments Illuminated (3.4)	IPEAK = 30mA 1/16 Duty Factor	0.40	1,65 -		mod
VF	Forward Voltage Per Segment or DP	IF = 30mA (One Segment On)		1.6	1.9	٧
<b>APEAK</b>	Peak Wavelength			655		ព្យា
λα	Dominant Wavelength [5]			640		ពភា
IR	Reverse Current Per Segment or DP	V <sub>R</sub> = 5V		10		μА
ΔV <sub>F</sub> /Δ°C	Temperature Coefficient of Forward Voltage			-2		mV/°C
RØJ-PIN	Thermal Resistance LED Junction-Io-Pin			232		° C/W/ Seg


#### NOTES


- The luminous intensity ratio between sagments within a digit is designed so that each segment will have the sama luminous sterance. Thus each segment will appear with equal brightness to the eye.
- 4. Operation at peak currents of less than 7mA is not recommended.
- The dominant wavelength, \(\lambda\), is derived from the C.I.E. chromaticity diagram and represents that single wavelength which delines
  the color of the device, standard red.




TA - AMBIENT TEMPERATURE - "C

BOJEN = 340 CWICHAR







0.6

0.7

0.5

0.2

Figure 3. Relative Luminous Efficiency (Luminous Intensity Per Unit Current) vs. Peak Segment Current.

Figure 4, Peak Forward Sagment Current vs. Paak Forward Voltage.

For a Detailed Explanation on the Use of Data Sheet Information and Recommended Soldering Procedures, See Application Note 1005, Page 464.

A5 A4 0 1 2 3 4 5 6 7 8 9 A 8 C D E F
0 0 P H L J K L M N D
0 1 P D R S T L V W X Y Z E \ ] / ←
1 0 ! I 王 岳 光 & I 〈 〉 米 + / - . /
1 1 0 1 2 3 4 5 6 7 8 9 A 8 C D E F

Figure 5. Typical 64 Character ASCII Set.

Additional Character Font

## Package Dimensions




Figure 6. HDSP-6504

Figure 7, HDSP-6508

## Magnified Character Font Description

DEVICES HDSP-6504 HDSP-6508




Figure 8.

## **Device Pin Description**

	Function							
Pin No.	Н	DSP-6504	HDS	SP-6508				
1	Anode	Segment g1	Anode	Segment gr				
2	Anode	Segment DP	Anode	Segment DP				
3	Cathode	Digit 1	Cathode	Digit 1				
4	Anode	Segment d <sub>2</sub>	Anode	Segment da				
5	Anode	Segment I	Anode	Segment I				
6	Cathode	Digit 3	Cathode	Digit 3				
7	Anode	Segment e	Anode	Segment e				
8	Anode	Segment m	Anode <sub>.</sub>	Segment m				
9	Anode	Segment k	Anode.	Segment k				
10	Cathode	Digit 4	Cathode	Digit 4				
11	Anode	Segment d <sub>1</sub>	Anode	Segment d <sub>1</sub>				
12	Anode	Segment j	Cathode	Digit 6				
13	Anode	Segment Co	Cathode	Digit 8				
14	Anode	Segment gg	Cathode	Diglt 7				
15	Anode	Segment as	Cathode	DigIt 5				
16	Anode	Segment i	Anode	Segment j				
17	Cathode	Digit 2	Anode	Segment Co				
18	Anode	Segment b	Anode	Segment g2				
19	Anode	Segment a <sub>1</sub>	Anode	Segment a <sub>2</sub>				
20	Anode	Segment c	Anode	Segment i				
21	Anode	Segment h	Cathode	Digit 2				
22	Anode	Segment f	Anode	Segment b				
23			Anode	Segment a <sub>1</sub>				
24			Anode	Segment c				
25			Anode	Segment h				
26			Anode	Segment t				

## Operational Considerations

#### **ELECTRICAL**

The HDSP-6504 and -6508 devices utilize larga monolithic 16 segment GaAsP LED chips with centered decimal point and colon. Like segments of each digit are electrically interconnected to form an 18 by N array, where N is the quantity of characters in the display. In the driving schama the decimal point or colon is treated as a separate character with its own time frama. A datalled discussion of character tont capabilities, ASCII code to 18 segment decoding and display drive techniques appear in Application Note 1003.

These displays are designed specifically for strobed (multiplexed) operation, with a minimum recommended time peak forward current per segment of 7mA. Under normal operating situations the maximum number of Illuminated segments needed to represent a given character is 10. Therefore, except where noted, the information presented in this data sheet is for a maximum of 10 segments (Illuminated per character.\*

The typical forward voltage values, scaled from Figura 4, should be used for calculating the current limiting resistor values and typical power dissipation. Expected maximum VF values for the purpose of driver circuit design may be calculated using the tollowing VF model:

 $V_F = 1.85V + I_{PEAK} (11.8\Omega)$ For:  $30\text{mA} \le I_{PEAK} \le 200\text{mA}$  $V_F = 1.56V + I_{PEAK} (10.7\Omega)$ For:  $10\text{mA} \le I_{PEAK} \le 30\text{mA}$ 

## OPTICAL AND CONTRAST ENHANCEMENT

Each large monolithic chip is positioned under a separate element of a plastic aspheric magnifying lens, producing a magnified charactar height of 3.810mm (.150 inch). The aspheric lens provides wide included viewing angles of typically 75 degrees horizontal and 75 degrees vertical with low off axis distortion. These two teatures, coupled

'More than 10 segments may be illuminated in a given character, provided the maximum allowed character power dissipation, temperature derated, is not exceeded.

with the very high sagment luminous starance, provide to the user a display with excellent raadability in bright ambient light for viewing distances in the range of 2 metres. Effective contrast enhancement can be obtained by employing any of the following optical filter products: Panelgraphic: Ruby Red 60, Dark Rad 63 or Purple 90; SGL Homalite: H100-1605 Red or H100-1804 Purple, Plexiglas 2423. For very bright ambients, such as indirect sunlight, the 3M Light Control Film is recommended: Red 655, Violet, Purple or Neutral Dansity.

For those applications requiring only 4 or 8 characters, a secondary barrel magnifier, HP part number HDSP-6505 (four characterl and -6509 (eight characterl, may be inserted into support grooves on the primary magnifier. This secondary magnifier increases the character height to 4.45mm I.175 (nch) without loss of horizontal viewing angle isee below).

#### MECHANICAL

These devices are constructed by LED dia attaching and wire bonding to a high temperature PC board substrate. A precision molded plastic lens is attached to the PC board and the resulting assembly is backtilled with a sealing epoxy to form an environmentally saalad unit.

The tour character and eight character devices can be end stacked to form a character string which is a multiple of a basic four character grouping. As an axample, one -6504 and two -6508 devicas will form a 20 character string. These devices may be soldered onto a printed circuit board or Inserted Into 24 and 28 pin DIP LSI sockets. The socket spacing must allow for device and stacking.

Suitable conditions for wave soldering dapend upon the specific kind of aquipment and procedura used. For mora information, consult the local HP Sales Office or Hewlett-Package Components, Palo Alto, California.





Figure 9. Design Data for Optional Barrel Magnifier in Single Display Applications.



## 18 SEGMENT ALPHANUMERIC DISPLAY SYSTEM

KDSP-8716 KDSP-8724 KBSP-8732 HBSP-8740

TECHNICAL DATA MARCH 1980

#### **Features**

- COMPLETE ALPHANUMERIC DISPLAY SYSTEM UTILIZING THE HDSP-6508 DISPLAY
- . DISPLAYS 64 CHARACTER ASCII SET
- CHOICE OF 16, 24, 32, OR 40 ELEMENT DISPLAY PANEL
- MULTIPLE DATA ENTRY FORMATS Left, Right, RAM, or Block Entry
- EDITING FEATURES THAT INCLUDE CURSOR, BACKSPACE, FORWARDSPACE, INSERT, DELETE, CARRIAGE RETURN, AND CLEAR
- DATA OUTPUT CAPABILITY
- SINGLE 5.0 VOLT POWER SUPPLY
- TTL COMPATIBLE
- EASILY INTERFACED TO A KEYBOARD DR A MICROPRD CESSOR



## Description

The HDSP-87XX series of alphanumeric display systems provides the user with a completely supported 18 segment display panel. These products free the user's system from display maintenance and minimize the interaction normally required for alphanumeric displays.

Each alphanumeric display system consists of a preprogrammed microprocessor plus associated logic, which provides decode, memory, and drive signals necessary to properly interface e user's system to an HDSP-6508 display. In addition to these basic display support operations, the controller accepts data in any of four data entry formats and incorporates several powerful editing routines. This microprocessor controller is mounted behind a single line display panel consisting of HDSP-6508 displays matched for luminous intensity.

These alphanumeric display systems are attractive for applications such as data entry terminals, instrumentation,, electronic typewriters, and other products which require an easy to use 18 segment elphanumeric display system.

Part Number	Description
HDSP-8716	Single-line 16 Character Alphanumeric Display System utilizing the HDSP-6508 Display
HDSP-8724	Single-line 24 Character Alphanumeric . Display System utilizing the HDSP-6508 Display
HDSP-8732	Single-line 32 Character Alphanomeric Display System utilizing the HDSP-6508 Display
HDSP-8740	Single-line 40 Character Alphanumeric Display System utilizing the HDSP-6508 Display

## HDSP-8716/-8724/-8732/-8740

## **Absolute Maximum Ratings**

Vcc	-0.5V to 6.0V
Operating Temperature Range,	
Ambient (Ta	0°C to 70°C
Storage Temperature Range (TS)	-40°C to 85°C
Voltage Applied to any	
Input or Output ,,,	-0.5V to 6.0V

## Recommended Operating Conditions

Parameter	Symbol .	Min.	Max.	Units
Supply Voltage	Vec	4.75	5.25	٧
Data Out, Data Valid	JOF		3.2	mA
Ready, Refresh	Тон		-80	μА
Active, Clock	loų.		1.6	mA
Welline' Diock	Тон	· ·	-40	jμA

## Electrical Characteristics Over Operating Temperature Range

Unless otherwise specified:

P	Symbol	Mtn.	Typ. 5	Max.	Units	Conditions	
Consider Comment	HDSP-8716/-8724	los		560	1150	mA	Vcc≃5.25V, "\$" Disptayed in All
Supply Current	HDSP-8732/-8740	loc		700	1320	mA	Character Locations, All Outputs Open
,***	uminous Inlensity gments on <sup>this</sup>	ly	,24 <sub>i</sub>	,70		mcd	Vcc=5.0V, Digit Average '\$' Displayed In All Character Locations, T <sub>A</sub> =25°C
Input Threshold	High (except Reset)	ViH	2.0			٧	
input Threshold	High — Reset:2)	VrH	3.0			V	V <sub>CC</sub> =5.0V ± .25V
Input Threshold	Low — All Inputs	ViL			0.8	V	
Data Out, Data	Valid, Ready,	Voн	2.4			٧	IOH=-80μA, VCC = 4.75V
Refresh, Output	Voltage	Vol			0.5	V	IoL=3.2 mA, Voc=4.75V
Active, Clock O	utnut Valtage	Voн	2.4			V	IOH=-40μA, VCG=4.75V
Active, Clock O	diput voltage	Vol			0.5	V	IoL=1,6mA. Vcc=4,75V
Address, Expa	and.	l <sub>IH</sub>			-0.3	mА	VIH=2.4V, VCC=5.25V
Input Current		4IL			-0.6	mA	VIL=0.5V, VCC=5.25V
Blank Input Cur	rrent 👙 🗇	li <del>j</del>			-0.5	mA	V <sub>IH</sub> =2.4V, V <sub>CQ</sub> =5.25V
Biank input Oui	1980.	1IL			-1.0	mA	VIL=0.5V, VCC=5.25V
Bond Innet Cor	ront	lін			- 0.5	mA	V <sub>IH</sub> =3,0V, V <sub>CG</sub> =5,25V
Reset Input Current		I <sub>IL</sub>			-1.0	mA	VIL=0.5V, VCC=5.25V
Data In, Chip S	elect, Input Current	l <sub>I</sub>	-10		+10	μА	0 <vi<vcc< td=""></vi<vcc<>
Peak Wavelengt	th	APEAK		655		nm	
Dominant Wave	length <sup> 4</sup>	λd		640		nm	

#### NOTES:

- The luminous intensity ratio between sagmants within a digit is designed so that each segmant will have the same luminous starance. Thus, each segment will appear with equal brightness to the eye.
- External reset may be initiated by grounding Resat with aither a switch or open collector TTL gate for a minimum tima of 50ms. For Power On Reset to tunction property, Vcc power aupply should turn on at a rate > 100V/S.
- Momentary peak surge currents may exist on these finas. However, thase momentary currents will not interfare with proper operation of the HDSP-8716/-8724/-8732/-8740.
- The dominant wavelength, \(\lambda\), is derived from the C.L.E.
   chromaticity diagram and raprasants that single wavelength
   which defines the color of the device, standard rad.
- All Typical values at V<sub>CC</sub> = 5.0V and T<sub>A</sub> = 25°C unlass otherwise noted.

#### System Overview

The HDSP-8716/-8724/-8732/-8740 Alphanumeric Display Controllers provide the interfece between any ASCII besed Alphanumeric System and the HDSP-6508 Alphanumeric Display. ASCII data is loaded into the system by means of any one of four data entry modes — Lett, Right, RAM, or Block Entry. This ASCII date is stored in the internal RAM memory of the system. The system may also be expanded to form multiple line panels with system to aystem control signals.

The user interfaces to any of the system Ihrough eight DATA IN inputs, six ADDRESS inputs IRAM model, a CHIP SELECT Input, RESET input, BLANK input, EXPAND input, stx DATA OUT outputs, a READY output, DATA VALID output, REFRESH output, and CLOCK output. A low level on the RESET input clears the display and Initializes the system. A low level on the CHIP

SELECT input causes the system to load data from the DATA IN and ADDRESS inputs into the system. A special control word causes the controller to output a STATUS WORD, CURSOR ADDRESS, end a string of ASCII. characters through the DATA OUT outputs end DATA VALID output. A low level on the EXPAND input allows two or more systems to be configured for multiple line display panels. Pulse width modulation of display luminous intensity can be provided by connecting REFRESH to the input of a monostable multivibrator and the output of the monostable multivibrator to the BLANK input. A 400kHz clock is provided on the GLOCK output. A system block diagram for the HDSP-8716/-8724/-8732/-8740 systems is shown in Figure 1. The system is designed To retresh the display at a tixed refresh rate of 100Hz. The display duly factor is optimized for each display length in order to maximize light output.




Figure 1. Block Diagram of the HDSP-8716/-8724/-8732/-8740 Alphanumeric Display System.

#### Control Mode/Deta Entry

User interface to the HDSP-87XX series controller is via en 8-bit word which provides to the controller either a control word or standard ASCII data input. In addition to this user provided 8-bit word, two additional control lines, CHIP SELECT and READY, ellow easily generated "handshake" algnais for interface purposes.

A logic low applied to the CHIP SELECT input (minimum six microseconds) ceuses the controller to read the 8 DATA IN lines and determine whether a control word or ASCII data word is present, as determined by the logic state of the most aignificent bit (Dr). If the controller detects a logic high at Dr, the state of De-Do will define the data entry mode and appropriate displey length.

The 8 bit control data word format is outlined in Figure 2. For the control word ( $D_7$  high), bits  $D_5$  and  $D_4$  define the selected date entry mode (Lettentry, Right entry, etc.) and bits  $D_3$  to  $D_0$  detine display length. Bit  $D_6$  is Ignored.

Control word inputs are first checked to verify that the control word is velid. If the word is velid, the present state — next state table shown in Figure 3 is utilized to determine whether or not to clear the display. RAM entry can be used as e powerful editing tool or can be used to preload the cursor. With other transitions, the internal memory is cleared. The CONTROL WORD 1XXX11XX2 is used by the controller to initiate the DATA OUT function.




Figure 2. Control Word Format for the HDSP-8716/-8724/-8732/-8740 Alphanumaric Display System.




Figure 3, Present State-Next State Diagram for the HDSP-8716/-8724/-8732/-8740 Alphanumeric Displey System,

DATA WORD; ASCII ASSIGNMENT	0, 0, 0, 0, 0, 0, 0, 0, 0				
BS LF H1 CR US DEL VT EF RS	0 0 0 1 0 0 0 0 0 0 1 0 1 0 0 0 0 1 0 1	BACKSPACE CLEAR [NEW LINE*) EORWAROSPACE CARRIAGE RETURN INSERT CHARACTER OBLETE CHARACTER CURSOR DOWN HOME & CLEAR CURSOR UP T ASCII COOE	]-RIGHT	LEFT, SINOLE	LEFT, EXPAND

Figure 4. Display Commends for the HDSP-8716/-8724/-8732/-8740 Alphanumeric Display System.


If D7 is a logic low when the DATA IN lines are read, the controller will interpret D6-D0 as standard ASCII data to be stored, decoded, and displayed. The system accepts the standard 7-bit ASCII code. However, the HDSP-87XX system displays only the 64 character subset (2016) space to 5F16 (1)] and ignores all ASCII characters outside this subset with the exception of those characters defined as display commands. These display commands are shown in Figure 4. The displayed character set for the HDSP-87XX system is shown in Figure 5.

Regardless of whether a control word or ASCII data word is presented by the user, a READY signal is generated by the controller after the input word is processed. This READY signal goes low for  $35\mu s$  and upon a positive transition, a new CHIP SELECT may be accepted by the controller. Data Entry Timing is shown in Figure 6.

	lla1	Is	2 02 01 2	0 0	0 0 0	0 0 1	0 0 1	0 1 0	0 1 0	0 1 1	0 1 1	1 0 0	1 0 0	1 0 1 0	1 0 1 1	1 1 0	1 1 0 1	1 1 1 0	1 1 1 1
o <sub>0</sub>	D <sub>6</sub>	D <sub>f</sub>	HEX	0	1	2	3	4	6	- 6	7	\$	6		2		D	E	F.
ø	1		2	(spece)	Ţ	H	Ŧ	5	宏	L	1	<	>	*	+	1		7	/
ø	t	1	3		1	2	7	4	5	5	7	8	9	* ,	1	2	=	7	7
3	a	a	4	[12]	A	B		IJ	E	F	G	H	Ι	J	К	L	M	N.	
1	٥	1	5	P		R	5	T	Ш	V	W	X	Y	Ζ	[	/	]	1	₹

Figure 5. Display Font for the HDSP-8716/-8724/-8732/-8740 Alphenumaric Display System.

#### DATA ENTRY TIMING



#### MAXIMUM DATA ENTRY TIMES OVER OPERATING TEMPERATURE HANGE

DATA EN	300K YR	100000000000000000000000000000000000000		PUNCTION .	100	
	HOLD TIME	DATA ENIRY BS HT	LF CR	US GINSENT DEL	¥T.	FIT RE
LEST, SINGLE	26 <sub>0</sub> 15	250gg 215gg 1235gs	009pr 220pr	ı 200an 665pı 845pı		
LEFT EXPANDED	that .	345pr 265pr 268pr	255us 245u	ı 245µ: 705ın 690ın	250µ1	630,n 246es
RIGHT	Stim	480as 490as	406µs	19974		
HAVE	35o1 145or**	220gc1				
B) OCK	25.7	150cm (1650) 909, L0	HING RIGHTS	WOST CRARACTER!		
CONTROL	2561	545er				
DATA OUT	25ct	ZSOper - Sanga, WANER	EA - CONFIGI	URED DISPLAY LENGTH		

MINIMUM TIME THAT DATA INPUTS MUST REMAIN VALID AFTER CHIPSELECT GOES LOW,
"MINIMUM TIME THAT RAM ADDRESS INPUTS MUST REMAIN VALID AFTER CHIP SELECT GOES LOW,

Figure 6. Date Entry Timing and Data Entry Times for the HDSP-8716/-8724/-8732/-8740 Alphanumeric Display System.

#### Left Entry Mode

With Left entry, characters are entered in typewriter fashion, i.e., to the right of all previous characters. Left entry uses a blinking cursor to indicate the location where the next character is to be entered. CLEAR loads the display with spaces and resets the cursor to the leftmost display location. BACKSPACE and FORWARDSPACE move the cursor without changing the character string. Thus, the user can backspace to the character to be ediled, enter a character and then forwardspace the cursor. CARRIAGE RETURN resels the cursor to the leftmost display location leaving the display unchanged. The DELETE function deletes the displayed character at the cursor location and then shills the character string following the cursor one location to the left to fill the void of the deleted character. The INSERT CHARACTER sets a Ilag inside the system that causes subsequent ASCII characters to be inserted to the felt of the character at the cursor location. As new characters are entered, the cursor, the character at the cursor, and all characters to the right of the cursor are shifted one location to the right, The INSERT function is terminated by a second INSERT CHARACTER, or by BACKSPACE, FORWARDSPACE, CLEAR, CARRIAGE RETURN, or DELETE. In Left entry mode, after the display is filled, the system ignores all characters except BACKSPACE, CARRIAGE RETURN, and CLEAR. The system allows the cursor to be positioned only in the region between the leftmost display character and immediately to the right (offscreen) of the rightmost display character.

Expanded Left entry is selected by grounding the EXPAND input prior to RESET, Expanded Left entry mode allows several HDSP-87XX systems to be connected into a multiple line panel. Expanded Left entry uses the ERI input, ELI input, LEFT input, and ACTIVE output to provide a handshake between each system as shown in Floure 7. With the proper connections, the cursor can be moved in a circular lashion from the end of the last line to the beginning of the first line, or such that it shifts offscreen and is fost until the next CLEAR/HOME display. command. Expanded Left entry adds three display commands; CURSOR UP moves the cursor to the same location in the preceeding line; CURSOR DOWN moves the cursor to the same location in the following line: CLEAR/HOME loads all displays with spaces and resets the cursor to the leftmost display location in the first line. The CLEAR command in Left entry mode is replaced by the LINE FEED function. LINE FEED moves the cursor to the leftmost display location in the following fine leaving: the current line unchanged.

#### Right Entry Mode

In Right entry mode, characters are entered at the right hand side of the display and shifted to the lett as new characters are entered. In this mode, the system stores 48 ASCII characters, although only the last characters entered are displayed. CLEAR loads the display with spaces. BACKSPACE shifts the display one location to the right, detering the last character entered and displaying the next character in the 48 character buffer. Right entry mode is a simple means to implement the walking or "Times-Square" display. In this mode, the cursor is located immediately to the right toffscreent of the rightmost displayed character.




Figure 7. External Connections for Expanded Left Entry Mode for the HDSP-8716/-8724/-8732/-8740 Alphanumeric Display System.

#### Block Entry Mode

Block entry allows the fastest data entry rate of all four modes. In this mode, characters are foaded from left to right as with Left entry. However, with Block entry, after the display is completely loaded, the next ASCII character is loaded in the leftmost display location, replacing the previous displayed character. While Block entry has non-visible cursor, the cursor is always loaded with the address of the next character to be entered. The display can be cleared and the cursor reset to the leftmost display location by loading in a new BLOCK control word.

#### **RAM Entry Mode**

In RAM entry, ASCII characters are loaded at the address specified by the six bill RAM address. Regardless of display length, address 00 is the lettmost display character. Out of range RAM addresses are ignored. While RAM entry has a non-visible cursor, the cursor is always

preloaded with the address to the right of the last character entered. This allows the cursor to be preloaded with an address prior to going into any other entry mode. The display can be cleared by loading in a new RAM control word.

#### Power-On Resel/Resel

When power is first applied to the system, the system clears the display and tests the state of the DATA INPUT, D7. If D7 > 2.0V, the system loads the control word on the DATA INPUTS into the system. If D7  $\leq$  0.8V or the system sees an invalid confeol word, the system initializes as Left entry for a 40 character display with a flashing cursor in the leftmost location. During RESET, the system also tests the state of the EXPAND input. If EXPAND is low, the system initializes in expanded left entry mode. A flow chalf that describes the RESET function is shown in Figure 8, For POWER-ON RESET to function properly, the




Figure 8. Reset Sequence for the HDSP-8716/-8724/-8732/-8740 Alphanumeric Display System.

power supply must turn on at a rate > 100 V/s. In addition, the system can be reset by pulling the RESET input low for a minimum of 50 milliseconds. POWER-ON RESET/RESET timing is shown in Figure 9.

If some entry mode or display length is desired other than 40 character Left entry, it is necessary to either load the

appropriate control word or provide a control word during POWER-ON RESET/RESET. The circuit shown in Figure 10 can be used to load any desired preprogrammed control word Into the HDSP-87XX Series Display Controller during POWER-ON RESET/RESET.




Figure 9. POWER-ON RESET/RESET Timing for the HDSP-8716/-8724/-8732/-8740 Alphanumeric Display System.





Figure 10. External Circuitry to Load a Control Word Into the HDSP-8716/-8724/-8732/-8740 Alphanumeric Display System Upon POWER-ON RESET/RESET.

#### Dala Out

Dala stored in the HDSP-87XX system is available to the user upon command. Data Out is initiated by the control word 1XXX11XX2. Following this control word, the system oulputs a STATUS WORD, CURSOR ADDRESS, and a string of ASCII data characters. The STATUS WORD specifies the data entry mode and the display length of the system. The STATUS WORD is the same format as a valid control word with D7 and D6 deleted. The CURSOR ADDRESS specilies the location of the cursor within the display. The CURSOR ADDRESS of the leftmost display location is address 00. In Expanded Left entry mode, a CURSOR ADDRESS of 63 (3F) is used to indicate a nonactive line. The system outputs the same number of ASCII dala characters as the display length specified by the control word. The first ASCII data character is always the leftmost display character. The positive edge of the DATA VALID output can be used to load the DATA OUTPUT words into the user's system, The DATA OUT timing for The HDSP-87XX systems is summarized in Figure 11.

#### **Luminous Intensity Modulation**

Pulse width modulation of display luminous intensity can be provided by connecting the REFRESH output of the system to the input of a monostable multivibrator. The oulput of the monostable multivibrator should then be connected to the BLANK input of the system. Modulation of display fuminous intensity is then achieved by varying the delay of the monostable multivibrator with a potentiometer or photoresistor. REFRESH Is repeated at a rate of 10ms divided by the configured display length. For example, an HDSP-8732 system, when conliquied for a 32 character display length, would pulse the REFRESH output every 312.5 us. The circuit shown in Figure 12 may be utilized to provide manual control of display luminous intensity. Automatic control may be achieved by substituting an appropriate value photoconductor for potentiometer R<sub>1</sub>. If luminous intensity modulation is not desired. BLANK should be left open.



#### STATUS WORD FORMAT (A)

#### 05 04 03 03 04 04 06



#### CURSOR ADDRESS FORMAT (8)

CURSOR ADDRESS - NO. OF CHARACTERS FROM THE LEFT

#### DATA WORD FORMAT (1 - N)

LOWEST 6 BITS OF ASCII CODE WORD (1) = LEFTMOST DISPLAY CHARACTER WORD (N) = RIGHTMOST DISPLAY CHARACTER

N
16
24
32
40

Figure 11. Date Out Timing and Format for the MDSP-8716/-8724/-8732/-8740 Alphanumeric Display System.

#### Microprocessor Interface

Interfacing the HDSP-87XX Series Display System to microprocessor systems depends on the needs of the particular application. Floure 13 shows a latched interface between the host microprocessor and the HDSP-87XX system. The latch provides temporary storage to avoid making the host microprocessor walt for the system to accept data. Data from the host microprocessor system is toaded into the 74LS273 octal register on the positive transition of the clock input Ipin 11. At the same time, the CHIP SELECT input is forced low. The CHIP SELECT input stays low untit READY goes low. The host microprocessor should avoid foading new data Into the 74LS273 as long as BUSY is high. The latched Interface can be implemented with an octal register and SR flip-flop if the HDSP-87XX system is operated in Left, Right, or Btock entry. RAM entry requires an additional register for the RAM address inputs. Additional flexibility can be achieved by using a peripheral interface adapter (PIA) to interface the HDSP-87XX system to the host microprocessor system. The PIA provides a data entry handshake between the host microprocessor system and the HDSP-87XX system and atlows the host microprocessor system to read the Data Output port of the HDSP-87XX system.







Figure 12. External Circulary to Very the Luminous Intensity of the HDSP-8716/-8724/-8732/-8740 Afphanumeric Display System.




\*CS IS A LOGICAL COMBINATION OF HIGH ORDER ADDRESS BITS THAT DISTINGUISH THE ADDRESS OF THE MOSP-8718/8724/8732/8740 FROM THE REST OF THE MICHOPROCESSOR SYSTEM

Figure 13. Latched Interface to the HDSP-87XX Series. Alphanumeric Display System.







# ALPHANUMERIC INDICATOR

5082-7100 5082-7101 5082-7102


TECHNICAL DATA MARCH 1980

#### **Features**

- 5 x 7 LED MATRIX CHARACTER Human Factors Engineered
- BRIGHTNESS CONTROLLASLE
- . IC COMPATIBLE
- SMALL SIZE

Standard 15.24mm (.600 inch) Dual in-Line Package; 6.9mm (.27 inch) Character Height

- WIDE VIEWING ANGLE
- RUGGEO, SHOCK RESISTANT Hermetically Sealed
   Oesigned to Meet MIL Standards
- . LONG OPERATING LIFE



### Description

The Hewlett Packard 5082-7100 Series is an X-Y addressable, 5 x 7 LED Matrix capable of displaying the full alphanumeric character set. This alphanumeric indicator series is available in 3, 4, or 5 character end-stackable clusters. The clusters permit compact presentation of information, ease of character alignment, minimum number of interconnections, and compatibility with multiplexing driving schemes.

Alphanumeric applications include computer terminals, calculators, military equipment and space flight readouts.

The 5082-7100 is a three character cluster.

The 5082-7101 is a four character cluster.

The 5082 7102 is a five character cluster.

## **Absolute Maximum Ratings**

Parameter		Symbol		Min.	Max.		Units
Peak Forward Current Per LED (Duration < 1 ms)		PEAK			100		mΑ
Average Current Per LED		IAVG	1.5%		10		mΑ
Power Dissipation Per Character (All diodes lit) [1]		Po	*		700		mW
Operating Temperature, Case	1	T <sub>C</sub>	3	-55	95		°C
Storage Temperature		Ts		-55	100		°Ç
Reverse Voltage Per LED		VR			4	14.	V

## Electrical / Optical Characteristics at T<sub>C</sub>=25°C

Parameter	Symbol	Min.	Тур,	Max.	Units
Peak Luminous Intensity Per LED (Character Average) @ Pulse Current of 100mA/LED	ly (PEAK)	1,0	2,2		mcd
Reverse Current Per LEO @ V <sub>R</sub> = 4V	I <sub>B</sub>		10		μА
Peak Forward Voltage @ Pulse Current of 50mA/LED	V <sub>F</sub>		1.7	2,0	٧
Peak Wavelength	ypeak		655		nim
Spectral Line Halfwidth	Δλ 1/2		30		nm
Rise and Fall Times [1]	i i i i i i i i i i i i i i i i i i i	3 1	10		ns

Note 1. Time for a 10% - 90% change of light intensity for step change in current.




Figure 1. Forward Current-Voltage Characteristic.




Figure 2. Relative Luminous Intensity vs. Case Temperature at Fixed Current Level.




Figure 3. Typical Time Average Luminous Intensity per LED vs. Average Current per LED.





Figure 4. Typical Reletive Luminous Efficiency vs. Peak Current per LED.

## Package Dimensions and Pin Configurations



## Device Pin Description

5082 7100/7101/7102

	5082	2-7100			508	32-710	14、第二十		5082-	7102	
Pin	Function	Pin	Function	Pin	Function	Pin	Function	Pin	Function	Pin	Function
1	Anode G	12	Anode B	1 1	N/C	16	Anode C	1	N/C	19	56
2	1c	13	3d	2	1c	16	4c	2	1c	20	5c
3	1d	3.4	3b	3	16	1 17	48	3	te	21	วิธ
4	Anode F	15	Anade A	4	Anode G	18	Anode B	4	Anode F	22	Anode D
5	Anode &	16	2e	5	2b	19	3a	- 5	. 2b	23	4e
6	2b	17	2c	6	2d	20	3b	6	2d	24	4c
7	2d	18	2a	7	Anode D	21	3a	7	2e	25	N/C
8	Anoda C	19	Anoda D	8	'Anode E	22	2e	8	Anode E	26	Anode C
9	30	20	1.16	9	3c	23	2c ·	9	3c	27	3d
10-	3c	21	40	40-	30	- 25		40-	2.	26	-10
11	3e	22	1a	11	Anade F	25	Anoda A	11	Anode G	28	3a
		1		12	4b	26	1d &	12	4a	30	Anade B
				13	4d	27	1b 2	13	4b	31	2c
	ł.	1	1	14	4e	28	1a	14	4d	32	28
					1		1	15	N/C	33	Anade A
								16	5b	34	150
					1		32	17	5d	35	76
	Į.	1						18	N/C	36	10



## **Operating Considerations**

#### **ELECTRICAL**

The 5  $\times$  7 matrix of LED's, which make up each character, are X-Y addressable. This allows for a simple addressing, decoding and driving scheme between the display module and customer furnished logic.

There are three main advantages to the use of this type of X-Y addressable array:

- It is an elementary addressing scheme and provides the least number of interconnection pins for the number of diodes addressed. Thus, it offers maximum flexibility toward integrating the display into particular applications.
- 2. This method of addressing offers the advantage of sharing the Read-Only-Memory character generator among several display elements. One character generating ROM can be shared over 25 or more 5 x 7 dot matrix characters with substantial cost savings.
- 3. In many cases equipments will already have a portion of the required decoder/driver (timing and clock circuitry plus buffer storage) logic circuitry available for the display.

To form alphanumeric characters a method called "scanning" or "strobing" is used. Information is addressed to the display by selecting one row of diodes at a time, energizing the appropriate diodes in that row and then proceeding to the next row. After all rows have been excited one at a time, the process is repeated. By scanning through all rows at least 100 times a second, a flicker free character can be produced. When information moves sequentially from row to row of the display (top to bottom) this is row scanning, as illustrated in Figure 5. Information can also be moved from column to column (left to right across the display) in a column scanning mode. For most applications (5 or more characters to share the same ROM) it is more economical to use row scanning.

A much more detailed description of general scanning techniques along with specific circuit recommendations is contained in HP Application Note 931.

#### MECHANICAL/THERMAL MOUNTING

The solid state display typically operates with 200 mW power dissipation per character. However, if the operating conditions are such that the power dissipation exceeds the derated maximum allowable value, the device should be heat sunk. The usual mounting technique combines mechanical support and thermal heat sinking in a common structure. A metal strap or bar can be mounted behind the display using silicone grease to insure good thermal control. A well-designed heat sink can limit the case temperature to within 10°C of ambient.




Figure 5. Row Scanning Block Diagram.





# High Reliability

٠	Introduction	306
	Selection Guide	308

### High Reliability, Military Parts

Hewlett-Packard product designs and manufacturing methods assure our ability to supply high reliability products patterned after MIL-S-19500 and MIL-M-38510 programs. Testing programs may include 100% screening tests with precap visual, lot qualification or both. Programs performed to customer drawings and specifications are available and strictly tollow their control documents and procedures.



### PROGRAM CAPABILITIES

	-	Available Progran	ns*
HERMETIC PRODUCTS	Lot Qual.	100% Screen	100% Screen and Lot Qual.
Lamps Meet MIL-S-19500	JAN	_	JANTX
Displays Using Hybrid Die Configuration Patterned to Class B of MIL-M-38510	_	TXV	TXVB
Optocouplers Using Hybrid Die Configuration Designed Against Class B of MIL-M-38510	_	TXV	TXV8
Optocouplers with Controls of MIL-M-38510 Class S	×	×	×
Special Optocoupler Assemblies with Testing Patterned to Class B or S or MIL-M-38510	x	×	×
NON HERMETIC PRODUCTS			
All Products to Customer Test Programs Designed Against MIL-S-19500 or MIL-M-38510 Class B	x	х	Х

<sup>&#</sup>x27;Testing program details vary between products based on device design objectives, product history and capabilities.



Not Available
 X Available

Hewlett-Packard Components have three types of package sealing methods to meet different customer needs in the market. The recommended high reliability part is packaged in a conventional glass to glass, glass to metal seal or equivalent sealing technique using ceramic. These products are impervious to moisture and meet hermeticity testing to prescribed levels.

In addition to our hermetic products, Hewlett-Packard makes units which use an epoxy seal. These units are also capable of passing hermeticity testing and can be utilized in those high reliability applications with limited moisture exposure over long periods.

A third package type is also non-hermetic using complete epoxy encapsulation material to form both the package structure and outline. These products are often used in non man rated ground support programs and successfully pass customer lot acceptance qualification testing and 100% screening programs designed for plastic components.

The optional tests in the following recommended screening sequence for non-hermetic devices are based on package configuration, point of assembly and customer preference. The conditions for all selected tests are product design dependent and are based on absolute maximum ratings.

	Test Sequence	MIL-STD-863 Method	MIL-STD-750 Method	Non-Hermetic Program
1.	Pre Cap Visual	HP Procedure	HP Procedure	Optional
2.	High Temperature Storage	1008	1031	100 Percent
3.	Temperature Cycling	1010	1051	Optional
4.	Constant Acceleration	2001	NA	Optional
5.	Fine Leak	1014	1071	Optional
6.	Gross Leak	1014	1071	Optional
7.	Interim Electrical/Optical Tests	_	_	Optional
8.	Burn In	1015	1038	100 Percent
9.	Final Electrical/Optical Tests	_	_	100 Percent
10	. Delta Drift Measurements	_	_	Optional
11	. External Visual	2009	2071	100 Percent

Hewlett-Packard's emphasis on reliability extends across commercial and high reliability markets. As part of our new product introduction and periodically during the life of a part, samples from typical manufacturing lots are subjected to qualification testing. The data obtained from these tests indicates reliability levels maintained by the product family and is assembled periodically into Reliability Summary data sheets. Copies may be obtained from your local Hewlett-Packard field sales office.



## Hermetically Sealed and High Reliability LED Lamps

Device			Description		Minimum	mCh - 113	Typical	Page
Package Outline Drawing	Part No.	Color [2]	Peckage	Lens	Luminous Intensity	20% [11	Forward Voltage	No
	1N 5765	Red (655 nm)	Hermetic/TO-46 <sup>[4]</sup>	Red Diffused	0.5 mod @ 20mA	70°	1.6 Volts @ 20mA	165
	JAN 1N5765 [5]							
	JANTX 1N5765 [6]							
ШU	1N6092	High Efficiency Red (635 nm)			1.0 med @ 20mA		2.0 Volts @ 20mA	
	JAN 1N6092 <sup>[5]</sup>	(635 Rm)						
	JANTX 1N6092 <sup>[5]</sup>							
	1N6093	Yellow		Yellow				
	JAN 1N6093 <sup>[5]</sup>	(583 nm)		Diffused				
	JANTX 1N6093 <sup>[5]</sup>							
	1N6094	Green (565 nm)	ì	Green Diffused	0.8 med @ 25mA		2.1 Volts @ 20mA	
	JAN 1N6094 (5)						- ZVIII-	
	JANTX 1N6094 [5]							
	5082-4787	Red (655 nm)	Penal Mount Version (3)	Red Diffused	0.5 med @ 20mA	1	1.6 Volts @ 20mA	
	HLMF-0930 [5]	,		21110320			e zanta	
	HLMP-0931 <sup>(5)</sup>							
	5082-4687	High Elficiency Red (635 nm)			1.0 med @ 20mA		2.0 Volts @ 20mA	
и и	M 19500/519-01 <sup>[5]</sup>							
	M 19500/519-02 <sup>[5]</sup>							
	5082-4587	Yellow (683 nm)		Yellow Diffused				
	M 19500/520-01 <sup>[6]</sup>							
	M 19500/520-02 <sup>[6]</sup>							
		Green (565 nm)		Green Diffused	0.8 mcd @25mA		2.1 Volts @ 20mA	
	M 19500/521-01 <sup>[5]</sup>	,		51112364			w zuma	
					1			

See page 309 for notes.

### Hermetic Optocouplers

Device		Dascription	Application	Typical Deta Reta (NRZ)	Current Transfer Retio	Specified Input Current	Withstand Test Voltage	Page No.
	6N134	Duel Channal Hermeticelly Seeled Optically Coupled Logic Gate.	Line Receiver, Ground Isolation for High Reliebility Systems	10M bit/s	400% Typ.	10mA	1500Vdc	90
ANODE I ANODE I ANODE I I	6N134TXV	TXV Screened TXVB Screened with Group B	Systems .					
1 ( 1 11	6N134TXVB	Date						
15 2 vc 15	6N140	Harmatically Seeled Packaga Containing 4 Low Input Current,	Line Receiver, Low Power Ground Isoletion for High	300k bit/s	300% Min,	0.5mA	1500Vdc	94
	6N14OTXV	High Gein Dotocouplers TXV — Hi-Rel Screened	Reliability Systems					
<b>→</b> 10	6N140TXVB	TXV8 — Hi-Rel Screened with Group B Deta						
16 2 15	4N55	Duel Channel Hermeticelly Seeled Analog Optical	Line Receiver, Analog Signal Ground Isolation,	700k bit/s	7% Min.	16mA	1500Vdc	98
3 3 元 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	4N55TXV	Coupler TXV - Hi-Rel Screaned	Switching Power Supply Feedback Element					
10	4N55TXV8	TXVB - Hi-Rel Screened with Group B Deta						

### Hermetically Sealed Integrated LED Displays


	Device		Description	Package	Application	Page No.
		5082-7010	6,8mm (.27") 5x7 Single Digit Numeric, LHDP, Built-In Decoder/Driver	8 Pin Hermetic 2,54mm (.100") Pin Centers	Ground, Airborne,     Shipboard Equipment     Fire Control Systems	241
,Ci		5082-7011	6.8mm (.27") Plus/Minus Sign		Space Flight Systems	
		5082-7391	7,4mm (.29") 4x7 Single Digit Numeric, RHDP, Brilt-In Decoder/Driver/Memory	15.2mm (.6") DIP with Gold Pleted Leads	Ground, Airborne,     Shipboerd Equipment     Fire Control Systems	247
, ii		5082-7392	7,4mm(.29") 4x7 Single Digit Numeric, LHDP, Built-In Decoder/Driver/Memory		Spece Flight Systems     Other High Reliability     Applications	
		5082-7395	7,4mm(.29") 4x7 Single Digit Rexedecimel, Bnilt-In Decoder/Driver/Memory			
		5082-7393	7,4mm(,29") Overrange Character Plus/Minus Sign			

NOTES: 1. 0% is the off-axis angle at which the luminous intensity is half the axial luminous intansity,

- 2. Peak Wavelength.
- 3. For Panal Mounting Kit, see page 171.
- 4. PC Board Mountable.
- 5. Military Approved and qualified for High Reliability Applications.

For Applications Information, see page 311,





## **Applications**Information

Application Bulletins, Notes,	
and Manual Listing	312
Abstracts	313

Below is a complete listing of all of the Optoelectronic Applications Information available, For those items which were not included in this catalog, a brief abstract is shown. These are available in their entirety from your local HP Sales Office or nearest HP Components Franchised Distributor or Representative.

### **APPLICATION BULLETINS**

Model/Pub. No. (Dale)	Description	Rel.
AB-1/5952-8378 (1/75)	Construction and Performance of High Efficiency Red, Yellow and Green LED Materials	Absl.
AB-3/5952-8380 (3/75)	Soldering Hewlett-Packard Silver Plated Lead Framed LED Devices	P. 315
AB-4/5952-8381 (4/75)	Detection and Indication of Segment Failures in 7-Segment LED Displays	Absl.
AB-52/5953-0330 (3/77)	Large Monolithic LED Displays	Abşl,
AB-54/5953-0363 (7/77)	Machanical Handling of Sub- miniature LED Lamps and Arrays	Absl.
AB-56/5953-0415 111/791	Inlerface Timing and Display Length Expansion Information for the HDSP-2000 Coded Data Controller	P. 319
AB-57/5953-0418 {1/80}	Flux Budgel Considerations for Fiber Optic Link Dasign	P. 323

### **APPLICATIONS MANUAL**

Model/Pub. No. (Dal#)	Description	Ref.
HPBK-1000 McGraw-Hill (No. 0-07-028605-1) (1977)	Optoelectronics Applications Manual	Absi.

### **APPLICATION NOTES**

Model/Pub. No. (Date)	Description	Rel.
AN-915/5953-0431 {4/80}	Threshold Detection of Visible and Infrared Radiation with PIN Photodiodes	p. 326
AN-931/5952-0235 (11/70)	Solid State Alphanumeric Display, Decoder/Orlver Circuitry	Absi.
AN-934/6952-0337 (11/72)	5082-7300 Series Solid State Display Installation Techniques	Absi.
AN-937/5952-0396 (\$/731	Monolithic 7-Segment LED Display Installation Techniques	Absl.
AN-939/5952-0331 (11/72)	High Speed Optically Coupled isolators	Abst.
AN-941/5952-0418 (9/73)	5082-7700 Series 7-Segment Display Applications	P. 332
AN-945/5952-0420 (10/73)	Photometry of Red LEDs	Abst.
AN-946/5952-0429 (11/73)	5062-7430 Series Monolithic 7-Segment Displays	Abst.
AN-947/5952-8497  7/76	Digital Data Transmission Using Optically Coupled isolators	Abst,
AN-948/5952-0458 (3/74)	Performance of the 5082- 4350/51/60 Serias of Isolators in Short to Moderate Length Digital Data Transmission Systems	p. 343
AN-951-1/5953-0413 (11/79)	Applications for Low Input Current, High Gain Optically Coupled Isolators	p. 352
AN-951-2/5952-8451 (5/76)	Linear Applications of Optically Coupled Isolators	p. 356
AN-964/5952-8345 (3/75)	Contrast Enhancement Techniques	P. 360
AN-968/5953-0427 (2/80)	Applications of the HDSP-2000 Alphanumeric Display	P, 368
AN-1000/5953-0391 (11/78)	Oiglial Data Transmission with the HP Fiber Optic System	P. 380
AN-1901/5953-0384 (10/78)	Interlacing the HDSP-2000 to Microprocessor Systems	p. 398
AN-1002/5953-0385 (8/79)	Consideration of CTR Variations in Optically Coupled Isolator Circuit Designs	P. 414
AN-1003/5953-0405 (9/79)	Interfacing 18-Segment Displays to Microprocessors	P. 430
AN- 1004/5953-0406 (11/79)	Threshold Sensing for Indus- Irial Control Systems with the HCPL-3700 Interlace Optocoupler	P, 450
AN-1005/5953-0419  3/80	Operational Considerations for LED Lamps and Display Devices	P. 454

### **Abstracts**

## APPLICATION BULLETIN 1 Construction and Pertormance of High Etticiency Red, Yellow and Green LED Materials

The high luminous etficiency of Hewlett-Packard's High Efficiency Red, Yellow and Green lamps and displays is made possible by a new kind of light emitting material utilizing a GaP transparent substrate. This application bulletin discusses the construction and performance of this material as compared to standard red GaAsP and red GaP materials.

## APPLICATION BULLETIN 4 Detection and Indication of Segment Failures in Seven Segment LED Displays

The occurrence of a segment failure in certain applications of seven segment displays can have serious consequences if a resultant erroneous message is read by the viewer. This application bulletin discusses three techniques for detecting open segment lines and presenting this information to the viewer.

### APPLICATION BULLETIN 52 Large Monolithic LED Displays

The trend to incorporate more complex tunctions into smaller package configurations that are portable and battery powered Is reaching a point where the limiting items are the space and power constraints imposed upon the display at the operator-to-machine interface. The large monolithic LED display has been designed to meet many of these constraints. This application bulletin describes the beneticial features of a large monolithic LED display and presents circuits which interface the display to CMOS logic and to a microprocessor.

## APPLICATION BULLETIN 54 Mechanical Handling of Subminiature LED Lamps and Arrays

### The Need for Careful Mechanical Handling

Hewlett-Packard manutactures a series of individual LED lamps and lamp arrays that are very small epoxy encapsulated devices. These devices are classified as having a SUBMINIATURE package contiguration. When carefully installed on a printed circuit board, these devices will reliably function with a long predictable oparating life.

To obtain long operating life, these subminiature devices must be carefully installed on the printed circuit board in such a manner as to insure the integrity of the encapsulating epoxy. This will in turn maintain the integrity of the device by not permitting mechanical and thermal stresses to induce strains on the LED die attach and wire bonds which may cause tailure.

This application bulletin describes the subminiature package assembly, tha package's mechanical limitations and offers specific suggestions for proper installation.

## APPLICATION NOTE 931 Solid State Alphanumeric Display...Decoder/ Driver Circultry

Hewlett-Packard offers a series of solid state displays capable of producing multiple alphanumeric characters utilizing 5 x 7 dot arrays of GaAsP light emitting diodes (LED's). These 5 x 7 dot arrays exhibit clear, easily read characters. In addition, each array is X-Y addressable to allow for a simple addressing, decoding, and driving scheme between the display module and external logic.

Methods of addressing, decoding and driving information to such an X-Y addressable matrix are covered in detail in this application note. The note starts with a general definition of the scanning or strobing technique used for this simplified addressing and then proceeds to describe horizontal and vertical strobing. Finally, a detailed circuit description is given for a practical vertical strobing application.

## APPLICATION NOTE 934 5082-7300 Series Solid State Display Installation Techniques

The 5082-7300 series Numeric/Hexadecimal indicators are an excellent solution to most standard display problems in commercial, industrial and military applications. The unit integrates the display character and associated drive electronics in a single package. This advantage allows for space, pin and labor cost reductions, at the same time improving overall reliability.

The intermation presented in this note describes general methods of incorporating the -7300 into varied applications.

### **Abstracts**

## APPLICATION NOTE 937 Monolithic Seven Segment LED Display Installation Techniques

The Hewlett-Packard series of small endstackable monolithic GaAsP displays are designed for strobing, a drive method that allows time sharing of the character generator among the digits in a display.

This Application Note begins with an explanation of the strobing technique, followed by a discussion of the uses and advantages of the right hand and center decimal point products.

Several circuits are given for typical applications. Finally, a discussion of interfacing to various data forms is presented along with comments on mounting the displays.

### APPLICATION NOTE 939 High Speed Optically Coupled Isolators

Often designers are faced with the problem of providing circuit isolation in order to prevent ground loops and common mode signals. Typical devices for doing this have been relays, transformers and line receivers. However, both relays and transformers are low speed devices, incompatible with modern logic circuits. Line receiver circuits are tast enough, but are limited to a common mode voltage of 3 volts.

In addition, they do not protect very well against ground loop signals. Now Optically Coupled Isolators are available which solve most isolation problems.

This Application Note contains a description of Hewlett-Packard's high speed isolators, and discusses their applications in digital and analog systems.

### APPLICATION NOTE 945 Photometry of Red LEDs

Nearly all LEDs are used either as discrete indicator lamps or as elements of a segmented or dot-matrix display. As such, they are viewed directly by human viewers, so the primary criteria for determining their performance is the judgment of a viewer. Equipment for measuring LED light output should, therefore, simulate human vision.

This Application Note will provide answers to these questions:

- 1. What to measure (detinitions of terms)
- 2. How to measure it (apparatus arrangement)
- Whose equipment to use (criteria for selection)

## APPLICATION NOTE 947 Digital Data Transmission Using Optically Coupled Isolators

Optically coupled Isolators make ideal line receivers for digital data transmission applications. They are especially useful for elimination of common mode interference between two isolated data transmission systems. This application note describes design considerations and circuit techniques with special emphasis on selection of line drivers, transmission lines, and line receiver termination for optimum data rate and common mode rejection. Both resistive and active terminations are described in detail. Specific techniques are described for multiplexing applications, and for common mode rejection and data rate enhancement.

## OPTOELECTRONICS APPLICATIONS MANUAL (HPBK-1000)

The commercial availability of the Light Emitting Diode has provided electronic system designers with a revolutionary component for application in the areas of information display and photocouplers.

Many electronic engineers have encountered the need for a resource of information about the application of and designing with LED products. This book is intended to serve as an engineering guide to the use of a wide range of solid state optoelectronic products.

The book is divided into chapters covering each of the generalized LED product types. Additional chapters treat such peripheral information as contrast enhancement techniques, photometry and radiometry, LED reliability, mechanical considerations of LED devices, photodiodes and LED theory.

This book can be purchased from a Hewlett-Packard franchised distributor or from the McGraw-Hill Publishing Company. A complete listing of all HP Components tranchised distributors can be tound on pages 472-474.



### **APPLICATION BULLETIN 3**

## Soldering Hewlett-Packard Silver Plated Lead Frame LED Devices

### INTRODUCTION

Since the price of gold has increased several limes over past years, the cost of a gold plated lead frame has increased substantially above the cost of a silver plated lead frame. The Impact of this increase in cost has been industry wide.

By using silver plating, no additional manufacturing process sleps are required. Silver has excellent electrical conductivity, LED die alfach and wire bonding to a silver lead frame is accomplished with the same reliability as with a gold lead frame. Also, soldering to a silver lead frame provides a reliable electrical end mechanical solder joint. Soldering silver plated lead frame LED devices into a printed circuil board is not more complicated than soldering LED devices with gold plated lead frames. This application bulletin offers some suggestions on how to solder HP silver plated lead frame LED devices.

### THE SILVER PLATING

The sliver plafing process is performed as follows: The lead frame bese metal is activated (cleaned) and then plafed with e copper strike, nominally 50 microinches 0.00127mm) thick. Then a minimum 150 microinch (0.00381mm) thick plating of silver is added. A "brightener" is usually added to the silver plating bath to insure an optimum surface texture to the silver plating. The term "brightener" comes from the medium bright surface reflectance of the silver plate.

Since silver is porous with respect to oxygen, the copper strike acts as an oxygen barrier for the lead frame base metal. Thus, oxide compounds of the base metal are prevented from forming underneath the silver plating. Copper readily diffuses into silver forming a solution that has a low temperature eutectic point. The Interdiffusion between the copper strike and the silver overplate improves the solderability of the overall plating system. It basic soldering time and temperature limits are not exceeded, eleed frame base metal-copper-silver-solder metallurgical bonding system will be obtained.

### THE EFFECT OF TARNISH

Silver reacts chemically with sulfur to form the tarnish, silver sulfide (Ag<sub>2</sub>S). The build-up of fernish is the primary reason for poor solderability. However, the density of the tarnish and the kind of solder flux used actually determine

the solderability. As the density of the tarnish Increeses, the more active the flux must be to penetrate and remove the Tarnish layer. Some recommended fluxes and cleaner/surface conditions are discussed in the "Solder, Flux and Cleaners" section.

### STORAGE AND HANOLING

The best technique for insuring good solderability of a sliver plafed lead frame device is to prevent the formation of farnish. This is easily accomplished by preventing the leeds from being exposed to sulfur and sulfur compounds. The Iwo primary sources of sulfur are free air and most paper products such as paper sacks and cardboard confainers. The best delense against the formation of tarnish is to keep silver lead frame devices in projective peckaging until just prior to the soldering operation. One way to accomplish this is to store the LED devices unwrapped in their original packaging as received from HP. For example, Hewleff-Packard ships its seven segment display products in plastic tubes which are sealed air tight in polyethylene. It is best to leave the polyethylene intact during storage and open just prior to soldering.

Usfed below are a few suggestions for storing silver lead frame devices.

- Slore the devices in the original wrapping unopened until just prior to soldering.
- If only a portion of the devices from a single tube are fo be used, tightly re-wrap the plastic tube containing the unused devices in the original or a new polyethylene sheet to keep out free air.
- Loose devices may be stored in zip-lock or tightly sealed polyethylene bags.
- 4. For long term storege of parts, place one or Iwo petroleum napthalene mofhballs inside the plastic package containing the devices. The evaporating napthalene creates a vapor pressure inside the plastic package which keeps out free air.
- Any silver lead frame device mey be wrapped in "Silver Saver" paper for positive profection ageinst the formation of tarnish. "Silver Saver" is manufactured by:

The Orchard Corporetion 1154 Reco Avenue

St. Louis, Missourl 63126 (312) 822-3888

 To reduce shelf storage time, it will be worthwhite to use inventory control to Insure that the devices first received will be the first devices to be used.

One caution: The adhesives used on pressure sensifive tapes such as cellophane, electrical and masking fape can soek through silver protecting papers and may leave an adhesive film on the leads. This film reduces solderability and should be removed with freon T-P35, freon T-E35 or equivalent prior to soldering.

### SOLDER, FLUX AND CLEANERS

The solder most widely used for soldering elactronic components into printed circuit boards is Sn60 [60% fin and 40% lead) per federal standard QQ-S-571. Two alternates are the eutectic composition Sn63 and the 2% silver solder Sn62.

As fhe device leads pass through the solder wave of a flow solder procass, the tin in the solder scavenges silver from the silver plating and forms one of two silver-tin intermetallics (AgsSn or AgsSn). This silver in the mollen solder should not be considered a contaminant. As the silver content increases, the rate of scavenging decreases and the probability of obtaining the desired base metal-copper-silver-solder metallurgical system is improved. The result is that the silver content in solder, which reaches a maximum of 2-1/2% in Sn60 at 230°C, aids in producing reliable solder joints on silver plated lead framas.

Solder flux classifications perfederal standard QQ-S-571, listed in order of increasing strength, are as follows:

Type R: Non-Activated Rosin Flux Type RMA: Mildly Activated Rosin Flux

Type RA: Activated Rosin Flux

Type AC: Organic Acid Flux, Water Soluble

Suggested applications of these flux types with respect to various larnish levels are as follows:

Sliver plated lead frames that are clean, contaminant and tarnish free may be soldered using a Type R flux such as Alpha 100.

### Minor Tarnish

Since some minor tarnish or other contaminant may be present on the leads, a type RMA flux such as Alpha 611 or 611 Foam, Kester 197 or equivalent is recommended. Minor larnish may be identified by reduced reflectance of the ordinerily medium bright surface of the silver plafing. Type RMA fluxes which meel MIL-F-14256 are used in the construction of telaphone communication, military and aero space equipment.

### Mild Tarnish

For a mild tarnish, a type RA flux such as Alpha 711-35, Alpha 809 foam, Kester 1544, Kester 1585 or equivalent should be used. A mild tarnish may be identified by a light yellow lint to the surface of the silver plating.

#### Moderate Tarnish

A type AC water soluable flux such as Alpha 830, Alpha 842, Kesfer 1429 or 1429 foam, Lonco 3355 or equivalent will give ecceptable results on surface conditions up to a moderate tarnish. A moderate tarnish may be identified by a light yellow-tan color on the surface of the silver plating.

If a more severa tarnish is present, such as a heavy tarnish identified by a dark fan fo black color, a cleaner/surface

conditioner must be used. Some possible cleaner/surface conditionars are Alpha 140, Alpha 174, Kesfer 5560, and Lonco TL-1. The immersion time for each cleaner/surface conditioner will be just a few seconds and each is used at room temperature. For example, Alpha 140 will remove severe tarnish almost upon contact; therefore, the immersion time need not exceed 2 seconds. These cleaner/surface conditioners are acidic formulations. Therefora, thoroughly wash all devices which have been cleaned with a cleaner/surface conditioner in cold water. A hot water wash will cause undue efching of tha surface of the silver plating. A post rinse in delonized water is advisable.

CAUTION: These cleaner/surface conditioners may etch exposed glass and may have a detrimental effect upon the glass filled encapsulating apoxies used in optoelectronic devices. Complete Immersion of an optoelectronic device into a surface conditioner solution is NOT recommended. For best results, immerse only the larnished leads and do not expose the encapsulating epoxy to the solutions.

The cleaning of printed circuit boards after soldering is important to remova ionic confaminants and increase circuit reliability. When a Type RMA or Type RA flux is used, vapor clean with an azeotrope of fluorocarbon F113 and approximately 15% alcohol by waight. Soma equivalent products are Allied Chemical Genesolve DI-15/DE-15, Blaco-Tron DE-15/DI-15 and Arkione K. A Type RMA or Type RA flux is a mixture of basic Type R rosin flux and an organic acid. The fluorocarbon F113 removas the residual rosin and the alcohol removes the residual active lons. Room temperature cleaning may be accomplished by using Freon T-E35, T-P35 or equivalent. When a Type AC flux is used, wash thoroughly with wafer. Specific cleaning processes are suggested in the soldering process section.

### SOLDERING PROCESS

Before the actual soldaring begins, The printed circuil boards and components to be soldered should be frae of dirt, oil, grease, finger prints and other contaminants. Fluorinated cleaners such as Freon T-P35 may be used to preclean both the printed circuit boards and LED devices. Operators may wear cotton gloves to prevent tinger prints when loading components into the printed circuit boards.

If the silvar lead framas have acquired an unacceptable layer of larnish, remova this tarnish layer with a cleaner/surface conditioner just prior to soldering. Since a cleaner/surface conditioner does slightly effor the surface of the silver plating, the silver leads are now more susceptible to fernish formation. Therefore, use a cleaner/surface conditioner only on those silver lead frame devices which will be soldered within a four hour time period. The effect of various tarnish levals on the choice of flux is discussed in the previous section.

Many of Hewletl-Packard's LED Lamps end Display products have a soldering specification of 230° C (446° F) for a maximum filme period of 5 seconds. Therefore, in a flow solder operation adjust the solder temperature and belt speed to conform to this specification, or as is specified on the device data sheef. The flow solder operation may now proceed in a normal fashion. For best results, any one single lead should be immersed in motifen solder for as short a time period as possibla. All a solder

temperature of 230°C (446°F). Sn60 solder will dissolve silver at the rate of 60 microinches per second. Therefore, with an initial silver pfating thickness of 150 microinches, an immersion time of 2 seconds will provide the desired lead base metal-copper-silver-solder metallurgical system. At a solder temperature of 260°C (500°F), Sn60 solder will dissolve silver at the rate of 80 microinches per second. These dissolving rates decrease as the silver content increases in the molten solder bath.

Post cleaning of soldered assemblles when a type RMA or Type RA flux has been used may be accomplished vla a vapor cleaning process in a degreasing tank, using an azeotrope of fluorocarbon F113 and alcohol as the cleaning agent. A recommended method is a 15 second suspension in vapors, a 15 to 30 second spray wash in liquid cleaner, and finally a one minute suspension in the vapors. When a water soluable Type AC flux such as Alpha 830 or Kester 1429/1429F is used, the following post cleaning process is suggested: thoroughly wash with water, neutralize using Alpha 2441 or Kester 5760 or Kester 5761 foaming, then thoroughly wash with water and air dry,

CAUTION: The use of latrachloro-di-fluoroethane (F112), acelone, trichloroethylena, MEK, carbon tetrachloride and similar solvents as cleaning agents is NOT recommended, as these cleaners will allack or dissolve the epoxies used in optoelectronic devices.

### A WORD ABOUT PRINTED CIRCUIT BOARDS

Printed circuit boards, either single sided, double sided or mullilayer, may be manufactured with plated through holes with a metal trace pad surrounding the hole on both sides of the printed circuit board. The plated through hole is desirable to provide a sufficient surface for the soider to wet, and thereby be pulled up by capillary attraction along the lead through the hole to the top of the printed circuit board. This provides the best possible solder connection between the printed circuit board and the leads of the LED device.

### SOLDERED LEADS

Figure 1 illustrates an ideally soldered lead. The amount of solder which has flowed to the top of the printed circuit board is not critical. A sound efectrical and machanical joint is formed.

Figure 2 Illustrates a soldered lead which is undesirable.




Figure 1. Ideally Soldered Lead




Figure 2. Undestrable Soldered Lead

### LIST OF MANUFACTURERS

Alpha Metals, Inc. 56 G Water Street Jersey City, New Jersey 07304 (302) 434-6778

London Chemical Co. (Lonco®) 240 G Foster Bensenville, Illinois 60106 (312) 287-9477

E.I. DuPonte De Nemours & Co. Freon Products Division Wilminton, Delaware 19898 (302) 774-8341

Frank Curren Co. (Petroleum Napthalene Mothballs 8101 South Lemont Road Downers Grove, Illinois 60515 (312) 959-2200

Kester Solder Co. 4201 G Wrightwood Avenue Chicago, Illinois 60639 (312) 235-1600

Allled Chemical Corporation Specialty Chemicals Division P.O. Box 1087R Morristown, New Jersey 07960 (201) 455-5083

Baron-Blakeslee (Blaco-Tron)\*\* 1620 S. Leramie Avenue Chicago, Ilfinois 60650 (312) 656-7300

Imperial Chemical Industries, Ltd. (Arklone)® Imperial Chemical House, Millbank London SW1P3JF, England

### REFERENCES

Manko, Howard H, Solders and Soldering, New York: McGraw-Hill, 1964.

Coombs, Clyde F. Printed Circuits Handbook, New York: McGraw-Hill, 1964.

Flaskerud, Peul and Rick Mann, "Silver Plated Lead Frames for Large Molded Packages," IEEE Catalog No. 74CH0839-1PHN 1974), pp. 211-222.

## INTERFACE TIMING ANO DISPLAY LENGTH EXPANSION INFORMATION FOR THE HOSP-2000 COOEO DATA CONTROLLER

The HDSP-2000 CODED DATA CONTROLLER shown in Application Note 1001 is a versatile circuit and is easily modified to multiplex any display length. This Application Bulletin contains the key timing information and a detailed explanation of how the circuit operates. With this information, it should be a straightforward exercise to expand the display to any desired length, included in this Application Bulletin are designs for 32, 64, and 128 character displays. The ASCII to 5x7 decoder table within the Motorola MCM6674 ROM has also been shown. This decoder table can be stored within a Bipolar PROM if faster speeds are required.

The circuit shown in Figure 2 shows a CODED DATA CONTROLLER designed for a 32 character HDSP-2000 alphanumeric display. The key waveforms shown in Figure 1, labeled ① ② , and ③ , ere shown to simplify the analysis of this circuit. Label ① Is the 1 MHz clock. Label ② Is the output of 7404 pin 2 which is the inverted Qp output of the 74197. Label ③ is the output of the 7404 pin 6 which is the ANDed output of 20B, 2Qc, and 200 of the 74393. The Motorola 6810 RAM stores 32 bytas of ASCII data which is continuously read, decoded, end displayed. The ASCII data from the RAM is decoded

by the Motorola 6674 128 character ASCII decoder. The 6674 decoder has five column outputs which are gated to the Data Input of the display via a 74151 multiplexer. Strobing of the display is accomplished via the 74197, 74393, and 7490 counterstring. The 74197 is connected as a divide by 8 counter that sequentially selects the seven rows within the 6674. As shown by waveform ② , the 74197 also enables seven clock cycles to be gated to the clock input of the display. The 74393 is a divide by 256 counter connected so that the five lowest order outputs select each of the 32 ASCII characters within the RAM. The three highast order outputs determine the relationship between load time and column on time. When 20g =  $2Q_C = 2Q_D = 1$  of the 74393, waveform 3 goes to a logical 1. The circuit then scans 32 characters from the MAM and serializes the column data by counting through each of the seven rows of the 6674 and gating the appropriate column of the display. During the seven counts when 20<sub>B</sub>, 20<sub>C</sub>, and 20<sub>D</sub> of the 74393 are not equal to a logical 1, the column data is displayed, as shown in waveform (4). Since only one column can be on at a single moment, the highest possible column on time is 1/5 or 20%. Thus, the column on time of the display in Figure 2 Is (20%) (7/8) or 17.5%.




Figure 1. Timing Information for the 32 Character HDSP-2000 CODED DATA CONTROLLER




Figure 2. 8800, 8080A, and Z-80 Interface to the 32Character HDSP-2000 CODED DATA CONTROLLER

Changing the display length to 64 characters is a simple modification. This configuration can be easily realized by disconnecting 2QB of the 74393 from the 7410 and connecting it through the remaining tri-state butter on the 741S367 and using the 6810 RAM to store 64 ASCII characters. By leaving only 2Qc and 2Qp attached to the 7410, the column on time of the display is reduced from 17.5% to 15%. This reduction is caused because the relationship between actual column on time and theoretical column on time is 3/4 as opposed to 7/8 for the 32 characters. Since the display length has been doubled, the drive transistors must be upgraded to handle the higher column currents.

To implement e 128 character display, several modificetions are needed. These changes are incorporated into The circuit in Figure 5, First, the input clock frequency has been Increased to 2 MHz. This has been done to maintain a retresh rate of approximately 100 Hz for each digit, thus providing a tlicker-free displey. This higher speed of operation causes propagation delay problems within the MCM8674 (NMOS) whose maximum access lime is 350ns. For this reason, the MCM6874 must be replaced by a faster Bipolar PRQM. Refer to Figure 3 for a list of 1Kx8 PROMs that will function correctly in the circuit, From Ihis list, the 82S2708 (maximum access time of 70ns) has been implemented. If this PROM is programmed with the code listed in Figure 4, it will decode a character tont identical to the MCM8674. This same propagation delay problem is present with the MCM6810 RAM, Following worst case design procedures, the MCM68A10 1.5 MHz RAM should be used. To accommodate the additional address line made necessary by the display length expansion, the two 74LS367 tri-state butlers heve been replaced with the 74LS244 octal version. Strobing of the display is eccomplished using the 74197, 74393, and 7490 counter string. The 74197 is connected as a divide by 8 counter that sequentially selects the seven rows within the 82S2708. The 74393 is a divide by 256 counter connected so that the seven lowest outputs select each of the 128 ASCII characters within the RAM. The previously unused input A/output QA of the 7490 has been used as an additional divide by 2 counter. Thus, when the highest oulput of the 74393, 2Qp, and the QA oulput of the 7490 are NANDed Ihrough 7437, the basic relationship between load time and column on time is established. However, the external gating that has been added does affect the column on time slightly. Although these additional gates Increase the total package count by one, they perform the necessary function of ensuring that the column drivers are turned att before the clock is gated to the display. This prevents noise from being generated on the clock of the display and eliminates erroneous display dala. The resultant column on time is (23/32) (1/5) or 14.4%. The final modification made concerns the necessary column current needed to drive the display. Since the HDSP-2000 is rated at Icol(max) = 410 mA and there are 32 modules of tour digits each, the transistors must source up to [32] (410 mA) or approximately 13A, Darlington PNP power Iransistors (2N6285) with the proper resistors have been used to accompliah this task.

Part Number	Manutacturer	Construction
7608	Harris	Bipolar - NiCr
3628-4	Intel	Bipolar - Si
82S2708	Signetics	Bipolar - NiCr
6381	Monolithic Memory	Bipolar - NICr
6385	Monolithic Memory	Bipolar - NICr
825228	National	Bipolar — TiW
93451	Fairchild	Bipolar - NiCr

Figure 3. 1Kx8 PROMs for Use in the HDSP-2000 CODED DATA CONTROLLER

PROM ADDRESS  HEXIDECIMAL DATA  ADDRESS  HEXIDECIMAL DATA  200 F1 F7 E7 FD FD F5 F4 FF E4 E6 E8 FF F0 FD F7 F7 F7 FD FD F6 E4 F6 E4 E6 E7 F6 F0 FD F7 F7 F7 FD FD F6 E4 F6 E4 E6 E7 F6 F6 F6 F6 E4 E6 E7 F7 F7 F7 FD FD F6 E4 E6 E6 F7 E0 E4 E6 E7 F7 F7 F7 FD FD F7 F7 F7 F7 FD F7																		_																_		_	
ADDRESS  HEXIDECIMAL DATA  220 FG 4 E0 EA EC EA EC EA EC FF FG C FF E0 EA ED ED EA ED ED EA ED FG																				200	F1	FO	E4	E1	EF	F5	F4	FF	E9	FF	FF	FS	E4	FF	F5	F5	ROW 4
ADDRESS  HEXIDEGIMAL DATA  230 F5 E4 EE E6 F7 E1 FE E4 EE EF E0 EC F0 E0 E1 E2  240 ED F1 E6 F0 E6 FC F2 F3 FF E4 E1 F6 F6 F5 F7  250 F7 FF E4 E1 E8 FF E0 E6 E4 E0 FF E0 E4 E0 E6 E6 E0  260 E2 E1 F8 F1 F3 F1 E6 ED F9 E4 E1 F4 E4 F5 F8 F1  270 F6 F3 F8 F0 E4 F1 F1 F1 E4 E6 E7 E7 E6 E8 E7 E7 E7 F7  280 F7 F7 E4 E1 E8 FF E0 E6 E4 E0 E7 E7 E7 E7 E7  280 F7 F7 E4 E1 E8 FF E0 E6 E6 E7 E7 E6 E6 E0 EC E2 E0 E8 E6 E6 E0 E0 E6 E6 E0 E0 E0 E6 E6 E0 E0 E0 E6 E6 E6 E0 E0 E6 E6 E0 E0 E6 E6 E0 E6 E6 E6 E0 E0 E6 E6 E6 E0 E0 E6 E6 E0 E0 E6 E6 E6 E0 E6 E6 E0 E6 E6 E0 E6 E6 E6 E0 E6 E6 E6 E0 E6 E6 E6 E0 E6 E6 E0 E6 E6 E6 E0 E6																				210	FF	F7	F7	FD	FD	FБ	EA	FF	E4	EΕ	68	FF	FD	FD	F7	F7	
ADDRESS  ADD																				220	ΕĐ	E4	ΕŪ	EA	EE	E4	E8	FO	EB	EZ	FF	FF	EC	FF	ΕO	E4	
ADDRESS  240 EO F1 EE F0 E9 FC F3 F7 E4 E1 F8 F0 F5 F3 F7 E4 E1 E4 E4 E4 E8 E4 E2 E0 E0 E0 E0 E0 E2 E1 F8 F1 F2 F1 E2 E1 E4 E1 E8 F7 E7	PROM	ı							a	EVIE	\EOI		654	74						230	F5	E4	EE	ES	F2	€1	FΕ	E4	EE	EF	ΕĐ	EĊ	FO				
250 FF FF E4 E1 E8 FF E0 EE E4 E0 FF E0 E4 E6 EF FF FF FF FF FF E1 270 F6 F3 F8 F0 E4 F1 F8 F1 E4 E1 F8 F7 E4 E1 E8 FF E0 E5 E4 E0 E6 E7 F7 FF F7 F8 F1 270 F8 F3 F8 F0 E4 F1 F1 F1 F1 E4 E4 E7 E8 F8 F8 F1 270 F8 F3 F8 F0 E4 F1 F1 F1 F1 E4 E4 E7 E8 F8 F8 F1 270 F8 F3 F8 F0 E4 F1		1							71	EAIL	JEGI	MOM	LUA							240	ED	F1	EE	FO	69	FC	F¢	F3	FF	E4	E1	Fθ	ΕQ	F5	F3	F1	
270 P8 F3 F8 F0 E4 F1 F1 F1 E4 EF E2 E8 E0 E2 E0 F5 F7 F7 F7 F7 F1 E4 E1 E8 E7 E0 E8 E8 F8 F1 OND E0 E4 E4 E4 E4 E2 E7 F8 F7 F7 F7 F1 E4 E1 E8 F7 E7 F7 F7 F7 F7 F7 F7 F7 F7 F8 E4 E1 E8 E7 E7 E8 F8 F7 E7 F7																				250	FE	F1	FE	E5	E4	F1	EΑ	F١	E4	E4	E4	E6	E4				
080 FF FE 64 E1 E8 FF E0 EE 64 E0 FF E0 E4 E6 EE RDW1 280 F1 F0 E4 E1 E4 FB F8 EA E5 E2 E0 E6 F5 E8 F8 F1 ROW E 080 FF E6 E6 E6 E6 E6 E7 FF	1	ı																		260	EZ	E1	FB	F1	F3	F1	EE	ED	F9	E4	E1	F4	E4				
080 FF EE ET FF FF FF FF FF FF OAD AD ED EA		ı																		270	F6	F3	FB	FO	E4	_F1	F1	F1	EA	EF	EZ	£8	-	-			
0A0 FO E4 EA E4 E6 E6 C E7 F E6 E7 E4 E6 E0	080	FF	F	F.	E4	E1	E8	FF	ΕO	EE	E4	ΕO	FF	60	E4	Ε¢	Eξ	EE	RDW 1	280	F1	FO	E4	E1	E4	Fθ	F8	ĒΑ	E5	E2	EO	EE	F5	£8			ROW B
080 EE E4 EE E2 FF 66 FF 6E EE E0 EC E2 E0 E8 EE  0C0 EE E4 FE EE E5 FF FF EF F1 F1 F1 F5 F1 F1 EE E1 E1 E0 EC E4 E4 E4 E5 E5 F7 E8 F0 E9 F0 F0 F1 F1 E4 E1 F4 F0 F1 F1 E1 E0 EC E6 E7 E0	090	FF	E	E I	EE	EΕ	EE	E0	EE	E1	FF	E4	EE	EE	FF	FF	FF	FF		290	F1	F1	F5	F5	F1	FB	EA	E1	EA	E4	E4	F1	F1	F5			
0CO EE E4 PE EE P5 FF PF EF F1 SE E1 F1 F0 F1 F1 EE  0DO FE EE F4 EE F5 FF PF EF F1 SE E1 F1 F0 F1 F1 EE  0DO FE EE F4 EE F5 FF PF EF F1 SE E1 F1 F0 F1 F1 EE  0DO F6 ED E0 E0 E1 E0 E2 ED F0 E4 E1 F0 F0 E0 E0 E0 E0  0F E EF FE EF F1 EE E0 EE E4 E0  0F F6 ED E0 E0 E1 E0 E2 ED F0 E4 E1 F1 E0 E4 E1 F1 F0 F1 F1 F1  0F F6 ED E0 E0 E4 E0 E0 E0 E0 E0 F1 E0 E2 E4 E8 E8 EA  2F0 F6 ED F0 EE E4 F1 F1 F6 E1 E4 E1 E4 E4 E4 E4 E4 E4 E0 EA  100 F1 F0 E4 E1 E4 F1 E7 F1 E8 E4 E6 E6 E4 E7 F1 F1  120 E0 E4 E4 E4 E4 F1 E1 F1 E6 E4 E4 F1 F1 F5 F1 F1  120 E0 E4 E4 E4 F1 F1 F1 E6 E4 E4 F1 F1 F1 F5 F1  120 E0 E4 E4 E4 F1 F1 F1 E6 F0 E8 E1 F1 F1 F2 F0 F8 F9 F1  120 E0 E4 E5 F1 F1 E6 F0 E8 E1 F1 F1 F2 F0 F8 F9 F1  120 E0 E4 E5 F1 F1 E6 F0 E8 E1 F1 F1 F1 E1 E1 E1 E6 F0 E2 E4 E0  130 F1 E4 E7 F1 F1 E6 F1 F1 E6 F1	0A0	ΕÓ	E	4	EΑ	EΑ	E4	F8	€9	EC	E2	EB	E4	ΕĐ	ΕÒ	E0	80	EO	Į.	2A0	EO	E4	ΕO	FF	ΕĎ	Eθ	F5	ΕĐ	E8	EZ	EE	E4	EC	EŒ			
000 Fe Ee Fe Ee Fe Fi Fi Fi Fi Fi Fi Fe E0 E0 E0 E0 E0 E0 E0 E0 Fi	0B0	66	E	4 1	EE	EE	E2	FF	€6	FF	EE	EE	EO	EC	ΕZ	EO	£8				F9	E4	FO	E1	FF	€1	F1	E8	F1	E1	EC	EC	E8	FF			l .
000 F6 E0 F0 E0 E1 E0 E2 ED F0 E4 E1 F1 EC E0 E0 E0 E0 E0 E0 E0 F6 ED F0 E6 E1 F1 E4 E1 F8 E4 F5 F1 F1 OF6 F6 ED F0 E0 E0 E4 E0 E0 E0 F1 E0 E2 E4 E8 E8 EA E1 F1 F5 E4 E1 E4 E1 F8 E4 E1 E	900	EE	E	4	FE	EE	F5	FF	FF	EF	F1	EΕ	E1	F1	FÜ	F1	F1	EE			F5	FF	ES	FO	E9	FO	FO	F1	F1	E4	E1	F4	FO	F1			1
0F0 F6 ED E0 E0 E4 E0 E0 E0 E0 F1 E0 E2 E4 E8 E8 EA  2F0 F6 ED F0 EE E4 F1 F1 F5 E4 E1 E4 E4 E4 E4 E4 E0 EA  100 F1 F0 E4 E1 E4 E1 E4 F1 F1 E8 E4 E0 E4 E6 E4 F1 F1 F1 RDW2 300 F1 F0 E4 E1 E2 F1 F0 E4 E1 E4 E0 F1 F1 F5 F1 F1 E0 E4 E4 E4 F1	000	FΕ	Е	E	FΕ	EΕ	FF	F1	F1	F1	F1	F1	FF	EE	E0	ΕE	E4	ΕO			FO	F5	F4	E1	E4	F1	EA	F5	EA	E4	58	E8	EZ				
100 F1 F0 E4 E1 E4 F1 E1 F1 E8 E4 E0 E4 F5 E4 F1 F1 RDW2 300 F1 F0 E4 E1 52 F1 F0 EA E1 E4 E0 E4 EE E4 F1 F1 RDW2 100 F1 F5 F5 F1 F0 E4 E1 E4 E0 F1 F1 F5 F5 F1 120 E0 E4 EA EA EF F9 F4 EC E4 E4 F8 E4 E0 E0 E0 E0 E1 300 F1 F1 E6 F0 E8 E1 F1 F1 E4 E1 F2 F0 F8 F9 F1 320 E0 E0 EA FF F3 F2 E0 E4 E4 F5 E4 E0 E4 E0 E4 E0 E4 E1 E1 E4 F1	060	E6	E	0	F0	Ε¢	E1	Εņ	E2	ED	FO	E4	€1	FQ	EC	ΕO	ΕO	ΕO		1 -		EF	F1	FO	F1	FF	E4	E1	F1	E4	E1						
100 F1 F5 F1 F1 F5 E5 EA E1 F1 E4 F1 F1 F6 F1 F1 F5  120 E0 E4 EA E4 EF F9 F4 EC E4 E4 F8 F4 E0 E0 E0 E1  130 F1 EC F1 F1 E6 F0 E8 E1 F1 F1 EC EC E4 E0 E4 F1  130 F1 EC F1 F1 E6 F0 E8 E1 F1 F1 EC EC E4 E0 E4 F1  130 F1 E1 E7 F1 F1 F1 E4 F7 F1 F1 F1 F1 E1 E8 F0 E2 EA E0  130 F1 E4 E5 F1 E9 F0 F0 F0 F0 F0 F1 E8 E1 F2 F0 F8 F9 F1  130 F1 F1 F1 F1 F1 E4 F7 F1 F1 F1 F1 E1 E8 F0 E2 EA E0  130 F1 F1 F1 F1 F1 E4 F7 F1 F1 F1 F1 E1 E8 F0 E2 EA E0  130 F1 F0 F1 F1 F1 F1 E4 F7 F1 F1 F1 E1 E8 F0 E2 EA E0  130 F1 F0 F1 F1 F1 F1 E4 F7 F1 F1 F1 E1 E8 F0 E2 EA E0  130 F1 F0 F1 F1 F1 F1 E4 F1 F1 F1 E1 E8 F0 E2 EA E0  130 F1 F0 F1 F1 F1 F1 E4 F1 F1 F1 E4 E4 F1 F1 F1  170 F8 F3 E0 E0 E4 E0 E0 E0 E0 F1 E0 E4 E4 E8 F8 F1 F1 F0  130 F1 F0 E4 E1 E2 F8 E2 F1 FE E2 E0 E4 EE E8 F8 F1 F1 F0  130 F1 F0 E4 E1 E2 F8 E2 F1 F6 E2 E0 E4 EE E8 F8 F1 F1 F1  130 F1 F0 E4 E1 E4 E6 E6 EC E7 F0 F7 F7 F1  130 F1 F1 F1 F1 F1 F3 E5 E4 E4 E6 F7 F1 F7 F7  130 F1 F1 F1 F1 F1 F2 E0 E4 E1 E4 F1 F1 F1  130 F1 F1 F1 F1 F1 F1 F1 F1 E4 F1 F1 F1 E1 E1 E4 E1 E4 F1 F1 F1  130 F1	OFO	F6	E	D	EO	EO	E4	EO	ΕQ	EO	EO	F1	E0	€2	E4	E8	E8	_		-	-			EE	E4	F1	F1	F5	E4								
100 F1 F1 F1 F1 F2 F3 F4 EC E4 E4 F3 F4 EC E5 E4 E0 E4 F1  130 F1 EC F1 F1 E8 F0 E8 E1 F1 F1 EC EC E4 E0 E4 F1  130 F1 EC F1 F1 E8 F0 E8 E1 F1 F1 EC EC E4 E0 E4 F1  130 F1 EA E7 F1 E9 F1 E9 F0 F7 F7 F7 F7  130 F1 E4 F1 F1 E8 F1 E9 F0 F7 F7 F7 F8 F9 F1  130 F1 E4 F1 F1 E4 F1 F1 F1 F1 F1 F1 E1 E8 F0 E2 E4 E0  130 F1 E4 F1 F1 E4 F1 F1 F1 F1 F1 F1 F1 E1 E8 F0 E2 E4 E0  130 F1 E8 F1 F2 F0 F1 F1 F1 E4 F1 F2 F0 F1 F1 F1  130 F1 F1 F1 F1 E4 F1 F1 E7 F1 E7 E2 E0 E4 E8 E7	100	F1	Ē	Ö	E4	E1	E4	F1	E1	F1	EB	E4	EO	€4	F5	E4			1		1		£4	E1	52	F1	FO	EA	El	E4	EO	E4	FE				RUWB
130 F1 EC F1 F1 E6 F0 E6 E1 F1 F1 EC EC E4 E0 E4 F1  140 F1 EA ES F1 E9 F0 F0 F0 F1 F3 E1 F2 F0 FB F9 F1  150 F1 F1 F1 F1 E4 F1 F1 F1 F1 F1 F1 E1 E0 F0 E2 EA E0  160 E6 E0 F0 E0 E1 E0 E5 F3 F0 E0 F0 F0 E4 E0 E0 E0  160 F1 F0 E4 E1 E2 F0 E4 E0 E0 E0 F1 E0 E4 E4 E4 F5 F5  160 F1 F0 E4 E1 E2 F0 E2 E1 E4 E6 E5 F1 F0 E4 E1 E2 E0 E4 E6 E8 FB F1  180 F1 F0 E4 E1 E2 F0 E2 F1 F6 E2 E0 E4 E6 E8 FB F1 ROW3  180 F3 E4 E1 E1 E4 F6 F0 E2 F1 F1 E6 E0 E0 E8 E7 F1 F1 F1  180 F3 E4 E1 E1 E4 F6 F0 E2 F1 F1 E6 E0 E6 E8 F0 F1 F1 F1  180 F3 E4 E1 E1 E4 F6 F0 E2 F1 F1 E6 E0 E6 E8 E7 E7 E1  180 F3 E4 E1 E1 E4 F6 F0 E2 F1 F1 E6 E6 E6 E7 F1 F1 E6  180 F3 E4 E1 E1 E4 F6 F0 E2 F1 F1 E6 E6 E6 E7 F1 F1 E6  180 F3 E4 E1 E1 E4 F6 F0 E2 F1 F1 E6 E6 E6 E7 F1 E7	110	F1	F	5	F1	F1	F5	EB	EA	E1	F1	E4	F1	F1	F6	F1					1		F5	F5	F1	FO	EA	E1	F1	E4	E	FI	F1	15			
140 F1 EA ES F1 69 F0 F0 F0 F0 F1 ES E1 F2 F0 F6 F9 F1 150 F1 F1 F1 F1 EA F1 F1 F1 F1 F1 E1 E8 F0 E2 EA E0 180 F2 F2 F3 F3 E0 E0 E4 E0 E0 E0 E0 F1 E0 E4 E4 E8 F8 F1 F1 170 F8 F3 E0 E6 E0 E0 E1 E2 F1 F2 E0 E4 E4 E8 F8 F1 F1 180 F1 F0 E4 E1 E2 F8 E2 F1 F2 E0 E4 E4 E8 F8 F1 F1 F0 180 F1 F0 E4 E1 E2 F8 E2 F1 F2 E0 E4 E4 E8 F8 F1 F1 F1 180 F1 F0 E4 E1 E2 F8 E2 F1 F2 E0 E4 E4 E8 F8 F1 F1 F1 180 F1 F0 E4 E1 E2 F8 E2 F1 F2 E0 E4 E4 E8 F8 F1 F1 F1 180 F1 F0 E4 E1 E2 F8 E2 F1 F2 E0 E4 E4 E8 F8 F1 F1 F1 180 F1 F0 E4 E1 E2 F8 E2 F1 F2 E2 E0 E4 E4 E8 F8 F1 F1 F1 180 F1 F0 E4 E1 E2 F8 E2 F1 F2 E2 E0 E4 E5 E8 F8 F1 F1 F1 180 F1 F0 E4 E1 E2 F8 E2 F1 F2 E2 E0 E4 E5 E8 F8 F1 F1 F1 180 F1 F0 E4 E1 E2 F8 E2 E1 E4 E0 E7 E7 E7 E7 180 F1 F0 E4 E1 E4 E7 E7 E2 E0 E4 E8 E8 F8 F1 F1 F1 180 F1 F0 E4 E1 E4 E4 E5 E7 E7 E5 E4 E6 E8 E7 E7 E7 180 F2 F3 E4 E1 E1 E4 F6 E5 E2 E6 E4 E0 E6 E2 180 F3 E4 E1 E1 E4 F6 E5 E7 E8 E8 E7 E8 E7 E8 E8 E8 E7 E8 E7 E8 E8 E8 E7 E8 E8 E8 E7 E8 E8 E8 E7 E8 E8 E8 E8 E7 E8 E8 E8 E8 E7 E8 E8 E8 E7 E8 E8 E8 E7 E8 E8 E8 E7 E8 E8 E8 E8 E7 E8		Ε¢	1 2	4	EΑ	EA	EF	F9	F4	EC	E4	€4	FB	E4	EO	EO					1 = 0	EO	FÜ	EA	FE	F3	F2	EO	E4	E4	15	E4	E 6	EU			
180 F1 F1 F1 E4 F1 F1 F1 F1 E1 E8 F6 E2 E4 E6 180 F6 E7 E4 E6 E8 E7 E7 E8 E7 E8 E7 E8 E7 E8	130	F1	E	C	F1	F1	EĢ	FO	Ee	E1	F1	F1	EC	EC	€4	60					111	E4	Hū	FI	E2	FI	F1	FU	F1	5.4	50	E8	64	E0	E4		
180 FE EO FO EO E1 E0 E5 F3 F0 EO E0 F0 F0 E4 E0 E0 E0 E0 170 F0 F1 F1 F1 F4 F4 F1 F4 E4 F5 F1 F1 F1 F1 F4				A	ES	F1	EÐ	FO	FO	FO	F1	54	E1	F2	FO	FB					P		E9	F1	Ea	FO	FU	F1	F 2	E4	FA	12	FQ	F 7	FO		
170 F8 F3 E0 E0 E4 E0 E0 E0 E0 E0 F1 E0 E4 E4 E4 E8 F5 F5 370 F0 E1 F0 E1 E5 F3 EA F5 EA F1 E8 E4 E4 E4 E0 F5 F8 F7		1		1	F1	F1	E4	Ft	F1	F1	F1	F1	E1	EB	FO	EZ.				1	1		F2	F 1	E4	FI	E4	FO		64	FO	EA	EA	EE			
180 F1 F0 E4 E1 E2 F8 E2 F1 FE E2 E0 E4 EE E8 FB F1 ROW3 380 FF F0 FF F5 E1 FF E0 F8 E1 E0 FF E0 E4 E0 EE EE ROW:  190 F1 F5 F1 F1 F2 E2 E4 E1 E4 E5 F7 F7 F7 F7 F1  140 E4 E4 F7 F4 E2 E4 E8 E8 E2 EE E4 E0 E0 E0 E2  140 F3 E4 E1 E1 E4 FF F0 E2 F1 F1 EC E0 E8 FF E2 E1  150 F1 F1 F7 F0 E4 F1 F7		1 - 7		-	FO	ΕO	E1	EO	E5	F3	FO	EO	EO	FD	E4	EO		_			(		FO	F 1	FG	FO	E4	75	EA	E4	FO	F4	EA	EA.			
190 F1 F5 F1 F1 F5 E2 EA E1 EA EE F0 F1 F5 F1 F1 F5 1A0 E0 E4 EA FF F4 E2 F4 E8 E8 E2 EE E4 E0 E0 E0 E2 1B0 F3 E4 E1 E1 EA FE F0 E2 F1 F1 EC E0 E8 FF E2 E1 1C0 E1 F1 E9 F0 E9 F0 F0 F0 F1 E4 E1 F4 F0 F5 F5 F1 1C0 F1 F1 F1 F0 E4 F1 F7 F1 EA EA E2 E8 E2 E7 E8 E0 E2 F7 E0 1C0 E4 EE F6 EE E0 E8 E4 F3 F6 EC E1 F2 E4 FA F6 EE  1C0 E7 F1 E8 E7 E8 E7 E8 E8 E7 E8 E8 E7 E8 E8 E7 E8 E8 E7 F7 E8  1C0 E7 F1 E8 E7 E8 E7 E8 E8 E8 E7 E8 E8 E8 E7 E8 E8 E8 E7 F7 E8  1C0 E7 F1 F1 F1 F0 E4 F1 F7 F1 EA EA E2 E8 E8 E7 F7 E8  1C0 E7 F7 F8 E8 E8 E8 E7 E8		_	_	_	E0	EO	E4	FO			EO	F1		-	-							_	FO	e c	C1	Fig	En	EO	E 4	- 50	EE	Co					POW 7
130 F1 F1 F1 F1 F2 E2 F4 E8 E8 E2 EE E4 E0 E0 E0 E2  130 F3 F4 F1 F1 E2 F4 E8 E8 E2 EE E4 E0 E0 E0 E2  130 F3 F4 E1 E1 EA FE F0 E2 F1 F1 EC E0 E8 FF E2 E1  130 F3 F4 E1 E1 EA FE F0 E2 F1 F1 EC E0 E8 FF E2 E1  130 F3 F4 E1 E1 EA FE F0 E2 F1 F1 EC E0 E8 F7 E0  130 F1 F1 F1 F0 E4 F1 F7 F1 F7 F1 E1 E1  130 F1 F1 F1 F2 E4 F4 F5 F6 E0 E1 F7 E4 E1 F7 F1 E0  130 F1 F1 F1 F2 E4 F4 F6 E0 E7 F7 E0  130 F1 F1 F1 F0 E4 F1 F7 F1 E4 E0 E0 E7 F7 E0  130 F1 F1 F1 F2 E4 E6 E4 E7 F7 E6 E7 F7 E7 E7 E7 E7 E7 E7 E8 E7 E7 E8 E7 E7 E8 E8 E7 E8 E8 E7 E8 E7 E8 E8 E8 E7 E8		т.		_	E4	E1	EZ	FB	EZ	F1	FE	E2	FO	E4	FE	EB		-			1 .		FF	E C	66	50	ED	61		E4	E4	EE	FE	EE			
180 F3 E4 E1 E1 EA FE F0 E2 F1 F1 EC E0 E8 FF E2 E1  180 F3 E4 E1 E1 EA FE F0 E2 F1 F1 EC E0 E8 FF E2 E1  180 EE EE FF EE E2 EE EE F0 EE EC E0 F0 E2 E0 E8 E8 E4  100 E1 F1 E9 F0 E9 F0 F0 F0 F1 E4 E1 F4 F0 F5 F5 F1  100 F1 F1 F1 F0 E4 F1 F1 EA EA E2 E8 E8 E7 F1 E0  100 F0 ED F1 EE E4 E8 E4 E1 F1 E4 FF EE E0 EE E0 FF F1  100 F0 ED F1 EE E4 E8 EA E7 F7 E8 E7 E8 F7 F8 E8 E8 E7 E7 F7 E8 E8 E8 E8 E7 E8		111			F1	F1	FS	E2	EA	E1	EA	EE	10	F1	F6	F1								EA	E4	E3	ED	FΛ	52	FA	E4	FO	FO	FO			
180 173 E4 E1 E1 E4 FE F0 E2 F1 F1 EC E0 E8 FF F2 E1  100 E1 F1 E9 F0 E9 F0 F0 F0 F1 E4 E1 F4 F0 F5 F5 F1  100 F1 F1 F1 F0 E4 F1 F1 E4 E4 E4 E4 E4 F1 F1 E6 EC E1 E7 FF EE  100 F1 F1 F1 F0 E4 F1 F1 E6 EC E1 F2 E4 F4 F6 EE  100 F0 ED F1 EE E4 EE E4 E1 F1 F1 E4 FF EE E0 EE E0 FF  100 F0 ED F1 EE E4 EE ED EE E4 F7 F6 EC E1 F2 E4 F4 F6 EE  100 F0 EF F6 EE ED EE E4 EF F1 E6 EF F7 F1 E6  100 F1 F1 F1 F1 E7 E7 E7 E7 E8 EF EF E7 E7 E8		1		-:-	EA	FF	F4	€2	F4	F8	E8	E2	FE	E4	60	FO	EC			4			E E	E P	E7	EB	EF	ED	EF	FC	F0	FO	F7	EU			
100 F1 F1 F1 F0 E4 F1 F1 F1 E4 E4 E2 E8 E8 E2 F1 E0		4.		4	E1	E1	EA	FE	F0	EZ	F1	F1	EG	50	FA	FF	E2						FE	FE	EF	FE	E0	FE	F1	EE	EE	F1	FF	FI	_		
100 F F F F E E E C E E F F F E E E F F F E E E F F F E E E F F F E E E F F F E E E F F F E E E F F F E E E F F F F F E E E F F F F F E E E F F F F F E E E F F F F F E E E F F F F F E E E F F F F F E E E F F F F F E E E F F F F F E E E F F F F F E E E F F F F F F E E E F F F F F F E E E F F F F F F F E E E F F F F F F E E E F		1-		F 1	E9	FO	E8	F0	FO	FO	F1	E4	E1	14	FO	r5	F1		•				) F1	FF	F4	FF	F4	F1	F1	E4	FF	EE	EO	EE			
TEO ES ES PO ES ED ES ES PO PO ES		П.,		-1	F1	FO	£4	F1	FT	F1	EA	EA	E2	E6	E4	EZ		_	1			-	FF	EE	FF	FF	F4	EE	F1	EE	EE	F2	EE	F5			
1 150 IF1 F1 F6 EF FF F1 F1 F1 F1 F1 FF E4 E4 E4 E2 EA	1E0	17		E	F6	EE	ED	F1	E4	F3	F6 F1	F1	FF	FZ E4	E4	FA EA							FO	FE	E2	En	F4	EA	F1	EE	EE	E2	E4	EB			

Figure 4. 82S27D8 PROM Listing





Figure 5. 6800, 8080A, and Z-80 Interface to the 128 Character HDSP-2000 CODED DATA CONTROLLER



### APPLICATION BULLETIN 57

## Flux Budget Considerations for Fiber Optic Link Design

This application bulletin is intended to supplement Application Note 1000. Basic information on flux budgeting with specific examples using the Hewlett-Packerd HFBR-1002 Fiber Optic Transmitter, HFBR-2001 Fiber Optic Receiver, and HFBR-3000 Series Fiber Optic Cable/Connector Assemblies is presented.

To determine the performance of a fiber optic system, three main areas must be considered:

Transmitter Output Opticel Flux Receiver Input Sensitivity System Insertion Losses

When designing a fiber optic system, en analysis that includes rempereture, humidity, and vollage verialions will require using the minimum transmitter output flux and corresponding minimum receiver input sensitivity to ensure the performence of the fiber optic system for the environmental conditions of the system.

### Transmitter Output Optical Flux

The transmitter output optical flux,  $(\phi_T)$ , is usuetly expressed in microwatts  $(\mu w)$ . For convenience in system celculations, the output liux can be expressed in dBm, allowing all system celculations to be algebraic summetions.

When chenging microwatts IodBm, the output optical flux is referenced to one milliwall (1000µW).

Trensmitter Output Flux,  $\phi_T(dBm) = 10 \log \frac{\phi_T(\mu W)}{\phi_0}$ ( $\phi_0 = 1000 \mu W$ )

### Receiver Input Sensitivity

The receiver input sensitivity is the minimum input flux that will produce e perticutar Bit Error Rate (BER) at a specified baudirete. The receiver sensitivity is a function of its internal noise and bandwidth. The receiver sensitivity,  $\phi_{\rm R}$ , may be expressed in microwalls or in dBm for convenience in system calcutetions.

Receiver Input Sensitivity,  $\phi_R(dBm) = 10 \log \frac{\phi_R(\mu Wt)}{\phi_0}$ ( $\phi_Q = 1000 \mu W$ )

### System Insertion Loss

The system insertion toss is defined as the total of atliosses of optical flux in the trensmission path. The losses at the connector interfeces are caused by reflections, dillerences in fiber diameter, N.A., end fiber alignment. The system insertion loss also includes tosses in the fiber due to scallering and absorption. Each loss is subscripted to correspond to its location in the system and the loss is expressed in decibels. For a worst case design, values should be used taking temperature, humidity, etc. Into account for the maximum loss.

A typical system insertion loss includes:

Transmitter to Cable/ ατο (dB) Connector Assembly Sleedy State Fiber Losses Cable/Connector Assembly to Receiver — α<sub>CB</sub> (dB) Connector to Connector — α<sub>CC</sub> (dB) Solice — α<sub>S</sub> (dB) Directional Coupler  $-\alpha_{DC}$  (d8) Star Coupler  $-\alpha_{SC}$  (dB)

### Flux Budget

The flux budget celculation is a method of comparing the ratio of iransmiller optical flux and receiver sensitivity to the total loss of the system.

The System Flux Ratio is the ratio of transmitter output flux to the receiver input sensitivity and is expressed in decibels.

System Flux Retio,  $\alpha_{FR}(dB) = 10 \log \frac{\phi_T(\mu W)}{\phi_R(\mu W)}$ 

If the trensmitter output flux end receiver sensitivity are already expressed in dBm, the System Flux Retio is merely the difference between  $\phi_T$  and  $\phi_B$ .

System Flux Ratio,  $\alpha_{FB}(dB) = \phi_{T}(dBm) - \phi_{B}(dBm)$ 

The System Insertion Loss,  $\alpha_{SL}(dB)$ , is then computed by summing the individual element losses in the transmission path.

$$\alpha_{SI}(dB) = \Sigma \alpha_I(dB)$$

For a system to work salisfactorily, the losses must not exceed the System Flux Ratio. The Flux Margin,  $\alpha_{\rm M}$ , is the difference between the System Flux Ratio,  $\alpha_{\rm FR}$ , and the System insertion Loss,  $\alpha_{\rm SL}$ . For a system to operate, the flux margin must be greater than zero.

$$\alpha_{M}(dB) \approx \alpha_{FR}(dB) - \alpha_{SL}(dB)$$
  
 $\alpha_{M}(dB) > 0$ 

Some designs may require a specific flux margin to account tor losses that may increase with time, or to "design-in" a safety margin.

### Sample Flux Budget Calculation

DATA SHEET PARA	METERS		MIN	ТҮР	MAX	UNITS	NOTES
HFBR-1002 Transmitter	Output Opt	icai	50 -13	100 -10		μW dBm	•
HFBR-2001 Receiver	Input Optic Sensitivity	al	0.8	0.5 -33		μW dBm	•
HFBR-3000 Series Cable/Connector	insertion Loss	Lengih Dependeni Fixed		7 5.4	10	dB/km dB	'λ = 820nm

\*NOTE: Guaranteed specifications 0°C-70°C, ±5% Voltage, 10-9 BER @ 10 Mbaud,

A sample "flux budget" calculation is presented for a Hewlell-Packard 1000 metre point-to-point flber optic system. The system uses a Hewlell-Packard HFBR-1002 Transmiller, HFBR-2001 Receiver, and an HFBR-3000 series 1000 metre Cable/Connector Assembly with no intermediate connector or splice.



### 1. System Flux Ratio

The System Flux Rallo is the ratio of the transmitter output flux to the receiver input sensitivity.

System Flux Ralio, ore =

10 log 
$$\frac{\phi_T(\mu W)}{\phi_B(\mu W)}$$
 = 10 log  $\frac{50\mu W}{0.8\mu W}$  = 18dB

OR  $\alpha_{FR} = \phi_T (dBm) + \phi_R (dBm) * -13dBm - (-31dBm)$ = 18dB

#### 2. System Insertion Loss

$$\alpha_{SL} = \Sigma \alpha_1 = \alpha_{TC} + \alpha_0 \cdot \ell + \alpha_{CR}$$

The loss from the Transmiller to Cable,  $\alpha_{TC}$ , is not directly measurable and is shown as a "typical" value on the HFBR-1002 data sheet.

More easily measurable and convenient to state is a maximum insertion loss from the Transmitter to the end of e connectored cable of length,  $\ell$ , called  $\alpha_T \ell$ , for use in system flux budgeting celculations. The insertion loss then includes  $\alpha_{TC}$ , the loss of the cable, and  $\alpha_{CR}$ . This epproach is convenient for systems where the propagation characteristics of the cable have not reached a sleady stell, and values of both  $\alpha_{TC}$  end  $\alpha_0$  are a function of the cable length,

The Insertion loss  $\alpha_T \varrho$  may be easily expressed as the difference between two measurable quantities:

φ<sub>T</sub> — Transmitter Output Flux

φ<sub>0</sub>— Flux Measured et the end of a cable of length, ℓ



$$\alpha_T \varrho (dB) = \phi_T (dBm) - \phi_{\ell} (dBm)$$

Using this measurement method, under worst-case conditions, the maximum insertion loss is 15.4dB for a Hewlett-Packerd 1000 metre liber optic system.

The System Insertion Loss can then be expressed as:

$$a_{SL} = a_{T} g = 15.4 dB$$


### 3. System Flux Margin

Flux Margin,  $\alpha_M$ , is the difference between the System Flux Ratio and the System Insertion Loss,

Ffux Margin = Syslem Ffux Rallo—Syslem Insertion Loss

$$\alpha_M = \alpha_{FR} - \alpha_{SL}$$
  
 $\alpha_M = 18.0 dB - 15.4 dB$   
 $\alpha_M = +2.6 dB$ 

In this example, the Flux Margin,  $\alpha_{\rm M}$ , represents the worst case margin: 0–70°C, 10<sup>-9</sup> BER @ 10Mbaud for a 1000 metre system.



### Graphical Representation

The Insertion loss for a Hewlett-Packard point-to-point system (using the HFBR-1002, HFBR-2001, and HFBR-3000 Series Cable/Connector) can be represented graphically. The graph is a convenience for readily determining the flux margin for systems less than 1000 metres and also is a guide for determining the flux margin available when spilices, connectors, and couplers are a proposed part of a fibar optic system.

For the HFBR-1002 Transmitter and the HFBR-3000 series Cable/Connector Assembly steady state propagation occurs at distances greater than 300 metres from the transmitter. Therefore the system insertion loss for a Cable/Connector Assembly less than or equal to 300 metres is defined as a single insertion loss,  $\alpha_F(dB).$  For lengths greater than 300 metres the system insertion loss is composed of two parts: 1) the fixed loss,  $\alpha_F(dB),~\xi\leq 300$  metres; and 2) a length dependent loss,  $\alpha_0(dB/Km),$  the tinear cable attenuation, valid where optical flux is in equilibrium ( $\xi>300m$ ).

Two cases witl be graphed, one using typical data sheet values, the second using worst case insertion losses.

1. Typical System Insertion Loss

$$\alpha_{\rm SL} = \alpha_{\rm F} \ ({\rm typ})$$
 , (  $\ell \leq 300{\rm m}$ )   
  $\alpha_{\rm SL} = 5.4{\rm dB}$ 

$$\alpha_{SL} = \alpha_F \text{ (typ)} + \alpha_O \text{ (typ)} \cdot (2 - 300) , (2 > 300m)$$
  
 $\alpha_{SL} = 5.4 \text{dB} + 0.007 \text{ (dB/m)} \cdot [2 \text{ (m)} - 300]$ 

2. Typical Flux Ratio

$$a_{\rm FR} = 10 \log \frac{100 \mu W}{0.5 \mu W} = 23 \text{dB}$$

3. Worst Case Insertion Loss

$$\alpha_{\rm SL} = \alpha_{\rm F} \; ({\rm max}), \; (\, {\it \ell} \leq 300 {\rm m})$$
 $\alpha_{\rm SL} = 8.4 {\rm dB}$ 
 $\alpha_{\rm SL} = \alpha_{\rm F} \; ({\rm max}) + \alpha_{\rm O} \; ({\rm max}) \cdot (\, {\it \ell} + 300) \; \; \; , (\, {\it \ell} \geq 300 {\rm m})$ 
 $\alpha_{\rm SL} = 8.4 {\rm dB} + 0.010 \; ({\rm dB/m}) \; [\, {\it \ell} \; ({\rm m}) - 300]$ 

4. Worst Case Flux Ratio

$$\alpha_{FR} = 10 \log \frac{50\mu W}{0.8\mu W} = 18dB$$

As shown on the graph, the Flux Margin is the number of dB between the System Flux Ratio lina and the System Insertion Loss. Hewlett-Packard system performance (worst case\*) guarantees a minimum Flux Margin at 1000 metres of 2.6dB, while typical performance is greater than 12dB. For a 300 metre system worst case Flux Margin is 9.6dB and typical performance is greater than 17dB.

As demonstrated by the graph, the H-P system can be expected to function at distances considerably beyond 1000 metres under *typical* operating conditions.

\*0-70°C, 10<sup>-9</sup> BER @ 10Mbaud



### **APPLICATION NOTE 915**

# Threshold Detection of Visible and Infrared Radiation with PIN Photodiodes

Traditionally, the detection and demodulation of extremely low level optical signals has been performed with multiplier phototubes. Because of this tradition, solid-state photodetectors are often overlooked even though they have a number of clear functional advantages and in some applications provide superior performance as well. Some of these advantages are summarized below and become even more apparent in the following discussion.

### ADVANTAGES OF PIN PHOTODIODES VERSUS MULTIPLIER PHOTOTURES

Size and weight:
 PIN photodiodes are approximately three orders of
magnitude smaller and lighter. This greatly simplifies
and reduces the cost of mounting.

Power Supply:
 Multiplier phototubes require more than 1000 volts, which must be precisely regulated and divided among the dynodes. By comparison, PIN photodiodes and associated amplifiers operate stably on less than 20 volts, which does not require precise regulation.

The cost, including that of the necessary amplifier, is lower for the PIN photodiode because of lower power supply requirements.

 Spectral Response:
 Broad skirts of the PIN photodiode make it useful from the ultra-violet, through the visible, and well into the infrared region. This exceeds the range of any other device of comparable sensitivity.

Sensitivity:
Noise equivalent power of the PIN photodiode is lower than that of any other type of photodetector. The signal levels are extremely low, however, and to achieve low level performance they require a high gain, high input resistance amplifier. Multiplier phototubes have built-in gain and do not require additional lownoise amplification. Moreover, the high input resistance needed for sensitive performance precludes fast response, whereas the response time of multiplier phototubes may be in the nanosecond region even in the sensitive mode.

6. Stability:

The characteristics of noise, responsivity, and spectral response of the PIN photodiode are not dependent on time, temperature, or other environmental considerations. The same conditions may be hazardous to multiplier phototubes.

7. Overloading:

In the presence of excessive signal, multiplier phototubes of comparable sensitivity are capable of destroying themselves as a result of excessive output current. The PIN photodiode is unaffected by exposure to room light or even direct sunlight.

8. Ruggedness:

PIN photodiodes can tolerate exposure to extreme levels of shock and vibration. Typical shock capability is 1500 G's for 0.5 millisecond.

9. Magnetic Fields:

Multiplier phototube gain is affected by fields as small as one gauss. If the interfering field is fluctuating, the output will be modulated by it. The PIN photodiode is insensitive to magnetic fields.

10. Precision:

The responsivity of the PIN photodiode is inherently precise and repeatable. Within a given type, the characteristics agree (from unit to unit) within plus or minus 0.1 decade. Responsivity of multiplier phototubes may vary over more than a decade from one unit to another.

11. Sensitive Area:

The small sensitive area of the PIN photodiode makes it unnecessary to establish an aperture which may be required for some applications. However, in some applications good optical alignment is imposed by the small area.

#### PIN PHOTODIODE DETECTORS

At the present time a variety of different types of solidstate photodetectors are available. Of these, the Silicon PIN Photodiode has the broadest applicability and is the subject of this note. The PIN photodiode's main advantages are: broad spectral response, a wide dynamic range, high speed, and extremely low noise. With appropriate terminal circuits it is well suited for many applications that require converting an optical signal to an electrical signal. The present discussion, however, will be limited to the description of the PIN photodiode's threshold detection sensitivity and the design of suitable terminal circuits that will realize this capability.

### PHOTODIODE DESCRIPTION Construction

A brief description of the PIN photodiode will be helpful in understanding its performance and the principles for designing appropriate circuits to be used with it. Figure 1 shows a typical construction of the PIN photodiode. This figure is for the purpose of explanation only and is not to scale. The relative proportions have been deliberately dis-

torted for the sake of clarity.

The PIN structure is produced by diffusion through an oxide  $(S_10_2)$  mask which also serves to protect the surface. Since most metals are very opaque to optical radiation, especially at infrared wavelengths, the gold contact is deposited only around the perimeter of the P-layer, and the gold contact pattern provides for lead attachment a short distance away from the junction region, so the lead is not in the light path.

### Mode of Operation

When a photon is absorbed by the silicon it produces a hole and an electron. If the absorption of the photon occurs in the I-layer, as shown in Figure 1, the hole and the election are separated by the electric field in the I-layer. For the highest quantum conversion efficiency (electrons per photon) it is desitable to have the P-layer as thin as possible and the 1-layer as thick as possible. The thickness of the P-layer also determines the value of the parasitic series resistance (Rs in Figure 2). The thinner the P-layer the higher the Rs. Since Ry affects high frequency performance there is therefore a design trade off between quantum efficiency and bandwidth. Once the trade-off is settled, the desired thickness is then controlled during the diffusion process. The effective thickness of the I-layer is controlled partly by the manufacturing diffusion process and partly by the magnitude of the electric field applied to the diodethe higher the field, the thicker will be the effective I layer. It is therefore desirable to operate the diode with an external reverse bias, as shown in Figure 2. As the reverse bias voltage is increased from zero, there are three beneficial effects: hole and electron transit time decreases; conversion efficiency increases slightly; and most importantly, the capacitance decreases sharply with bias up to about ten volts and continues to decrease slightly up to about twenty volts reverse bias.




Figure 1. PlN Photodiode Cutaway View




Figure 2. PIN Photodiode Schematic Symbol, and Equivalent Circuit

In the presence of optical signals there is a slight modulation of the shunt conductance as the presence of photon-produced holes and electrons in the I-layer modulate its conductivity. This effect can be quite significant at very high levels of illumination since the I-layer may become saturated, resulting in a decrease in quantum efficiency and an increase in rise time. Saturation can be prevented by applying a very high reverse bias voltage (up to 200 volts). However, such a high voltage, applied over a long period of time, may cause a degradation of the diode's leakage properties. Since our present concern is with threshold performance, reverse bias voltages greater than twenty volts need not be considered.

### **Equivalent Citcuit**

When properly biased, the PIN photodiode can be accurately represented by the equivalent circuit shown in Figure 2. Here i<sub>p</sub> is the external current resulting when the diode is illuminated. It has a time constant of 10 picoseconds and a value of approximately 0.5 amp per watt of input at a wavelength of 8000 angstroms (800 nanometers). This corresponds to a quantum efficiency of 75%, that is, 0.75 electrons per photon. The quantum efficiency is constant from 500 nanometers to 800 nanometers (5,000 Å to 8,000 Å).

is the noise current of the PIN photodiode. Since the diode is reverse biased, the shot noise formula is applicable, so that the noise current can be computed from:

$$\frac{i_y^2}{B} = 2q I_{de} \tag{1}$$

where B = system output bandwidth, Hz q = electron charge,  $1.6 \times 10^{-19}$  coulombs  $I_{de} =$  dc current, Amp. In the case of the photodiode,  $l_{\rm de}$  is simply the dark current,  $I_{\rm R}$ , which has a value determined by the construction and dimensions of the particular diode type. Maximum values are: 100 picoamps for 5082-4204, 150 picoamps for

5082 - 4205 and 2 nanoamps for 5082-4203.

Shunt resistance,  $R_p$ , is very large, being usually greater than 10 gigaohms (10,000 megohms), and its noise curreot may therefore be neglected. Shunt capacitance,  $C_p$ , has a value from two to five picofarads, depending upon the diode type and reverse bias. For high frequency operation it is important to minimize  $C_p$  because the cutoff frequency is determined by:

$$f_c = \frac{1}{2\pi R_s C_n} \tag{2}$$

Although our present concern is with low frequency threshold operation, there is another reason for minimizing  $C_p$ . This will be discussed later, when circuit design principles are presented.

### Performance

Threshold performance can and has been specified in a number of different ways. The most commonly understood and usable expression takes the form of a noise equivalent input signal. This is the input signal which produces an output signal level that is equal in value to the noise level that is present when no input signal is applied. The noise equivalent input in watts is called Noise Equivalent Power (NEP) and is defined by:

$$NEP = \frac{NOISE\ CURRENT\ (amps\ per\ root\ herrz)}{CURRENT\ RESPONSIVITY\ (amps\ per\ warr)} \quad (3)$$

which has the units of watts per root hertz. Devices for photo detection could then be compared on the basis of NEP. The lower the NEP the more sensitive is the device.

Another method of defining threshold sensitivity is on the basis of signal-to-noise ratio for given input signal power levels. Taking a power level of one picowatt, for example, the signal-to-noise ratio at the output can be obtained from:

$$SNR = \frac{RESPONSIVITY \left(\frac{amps}{watts}\right) \times INPUT (waits)}{NOISE CURRENT (amps)}$$
 (4)

This is a ratio of currents. To express it in dB we would take twenty times its log to base ten, even though the expression converts linearly to a power ratio. This is because

the devices respond linearly to input power,

Figure 3 shows spectral sensitivity characteristics of several PIN photodiodes and multiplier phototubes. Sensitivity is given in terms of SNR and NEP. The latter is in terms of dBm. Several interesting features are evident in Figure 3. Although the quantum efficiency for PIN photodiodes is constant from 500 to 800 nanometers, the sensitivity curve is not. This is due to the fact that the energy per quantum (photon) of radiant energy varies with wavelength.

The curves for the three different PIN photodiodes also show the dependence of sensitivity on leakage current. Here the highest sensitivity is obtained with the 5082-4204 which has a maximum leakage current of 100 picoamps. Next is the 5082-4205 with 150 picoamps and finally the 5082-4203 with maximum leakage of 2 nanoamps. The three curves are in effect displaced by the magnitude of the noise current difference because quantum efficiency is equal for all. These curves also show the inherent broad response of PIN photodiodes with respect to multiplier photodubes. Therefore, the power responsivity of the PIN photodiode




Figure 3. Spectral Sensitivity Comparisons of Photoderectors

has a corresponding slope. Notice how the inherently broad response of silicon, enhanced by the thick I-layer construction, extends the range of useful performance over the response ranges of two types of photocathodes.

Although the threshold sensitivity of multiplier phototubes is superior in the visible region, nevertheless for many applications the advantage is not significant enough to outweigh the disadvantages of generally unstable and temperature-sensitive gain, large size and weight, and the need of very high and stable power supply voltages. On the other hand, the superior red and infrared threshold performance of the PIN photodiode does not necessarily mean it is better in any application, because one must take into account its small sensitive area and low signal levels. Realization of the performance capability described in Figure 3 also requires fairly careful attention to the design of the terminal circuits into which the PIN photodiode operates.

### TERMINAL CIRCUIT DESIGN PRINCIPLES

The design of the terminal amplifier must consider the usual design objectives of low noise, broad band, wide dynamic range, etc. In addition, there are two fundamental considerations which are dictated by the PIN photodiode:

1. High Reverse Voltage:

The diode must be operated at ten to twenty volts of reverse bias to reduce shunt capacitance.

High Input Resistance:

This is a fundamental consideration in the sensitivity/rise time trade-off.

The effects of reverse voltage on capacitance have been discussed earlier. However, the effect is sufficiently important to deserve a re-emphasis here.

A high input resistance is necessary in order to maintain a high signal-to-noise ratio. Since the output signal from the photodiode is a current, and its own internal noise is represented by a current, it is appropriate to represent the noise of the terminal amplifier as an equivalent noise current at the input. The smallest value of resistor which may be connected to the input is then limited by its noise current according to the formula for thermal noise:

$$\frac{i_N^4 \text{ (thermal)}}{B} = \frac{4kT}{R}$$
 (5)

By comparing eq(1), relating diode noise current to leakage current, with eq(5), relating resistor noise current to its resistance value, it is clear that there is some value of resistance below which the NEP of the system, i.e., threshold sensitivity, would be degraded at the rate of 5 dB per decade of decreasing resistance. For example, in the case of the 5082-4203, assuming a maximum leakage current of 2 nanoamps, the value of resistance should be greater than 25 megohms, to avoid degrading the threshold sensitivity.

### TRANSISTOR AMPLIFIER

In addition to keeping the input noise current low by using large values of input resistance, it is also important to keep other sources of noise in the amplifier at a minimum. Using ordinary transistors (PNP or NPN) it is not possible to approach the ultimate sensitivity of which the PIN photodiode alone is capable, even when low-noise transistors, such as the 2N2484, are used. However, in those applications where it is possible to sacrifice sensitivity for simplicity, transistors may be used. A typical transistor circuit is shown in Figure 4. With this circuit, a sensitivity corresponding to an NEP of - 95 dBm was obtained. In this case, Qt was operated at the lowest possible collector current which would still give adequate gain. A high loop gain was desired in order to compensate, with negative feedback, for the long open-loop rise time produced by the high input resistance. A resistance higher than t0 megohms was not necessary here, since the transistor itself sets the fundamental noise limitation. A PNP transistor was selected for Q2 in order to balance out most of the base-to-emitter voltage of Qt, so that the output would tend to be near zero without any zero adjustment. A slight zero adjustment, provided by R2 and R3, gives the necessary range without appreciably attenuating the feedback current. As the photocurrent,  $l_2$ , increases, the amplifier causes the voltage at the emitter of Q3 to decrease, which causes a current in R1 to flow out of the node (base of Qt) into which  $l_2$  flows.

### **Basic Amplifier Arrangements**

For linear operation, the photodiode should be operated with as small a load resistance as possible. Figure 5 shows the recommended amplifier arrangement. The negative going input is at virtual ground; the dynamic resistance seen there by the photodiode is  $\mathbf{R}_1$  divided by loop gain. If the opeamp has extremely high input resistance, loop gain is very nearly the forward gain of the opeamp.  $\mathbf{R}_2$  can be omitted if the photocurrent is reasonably high—its purpose is only to balance off the effect of offset current. As shown, the output voltage will rise in response to the optical signal. If it is preferable to have the output drop in response to optical input, then both the photodiode and Eq should be reversed. Eq may, of course, be zero. Speed of response is usually limited by the time constant of  $\mathbf{R}_1$  with its own eapacitance, so it is improved by using a string of two or more resistors in place of a single  $\mathbf{R}_1$ .

Logarithmic operation requires the highest possible load resistance — at least  $10G\Omega$ . With an FET-input op-amp, this is




Figure 5, Linear Response; Photodiode and Amplifier Circuit Arrangement




Figure 4. Transistor Photodiode Amplifier Schematic

easily achieved as in Figure 6. If the offset current of the amplifier poses a problem, a resistor can be added between the positive- and negative-going inputs. Its value should not be less than  $10G\Omega$  divided by loop gain. If the amplifier has a very high input resistance, loop gain is equal to the forward gain of the amplifier divided by  $(1 + R_2/R_1)$  so making  $R_2 = 0$  allows the smallest possible resistance between the inputs. The speed of response of this amplifier will be very low, with a time constant




Figure 6. Logarithmic Response; Photodiode and Amplifier Circuit Arrangement


 $\tau$  =0.1s. If high speed logarithmic operation is required, it is best to use the linear amplifier of Figure 5 followed by a logarithmic converter.

### High Speed Photodiode Amplifler

Applications that call for high speed data signaling, such as CRT light pens, require amplifiers that have a wider bandwidth than the circuit shown in Figure 5.


Using a five transistor array (RCA CA3127E) it is possible to construct a high speed, high gain photodiode amplifier. This circuit is shown in Figure 8. It is configured as a two stage amplifier. The first stage is composed of transistors Ql-Q3, where Ql is an input emitter follower with feedback obtained from the emitter of Q3, Q2 functions as an inverting amplifier interconnecting Q1 to Q3. The second stage consists of Q4 and Q5 which provide additional gain and output buffering, of the first stage. These two stages provide an equivalent transresistance of 420K ohms. This means that the output voltage Vo is equal to the photocurrent, lp, times 420K ohms.

When high speed circuit layout techniques are used it is possible to obtain the rise and fall time performance shown in Figure 7. This speed is equivalent to a bandwidth of 9.5MHz with an input flux of 1.9µW. This flux level can be obtained from a HEMT-6000 700nm High Intensity Subminiature Emitter when it is operated at 10mA, at a distance of 1cm from the 5082-4207 PIN photodiode.



VOLTAGE ACROSS HEMT-BOOD EMITTER ty = 37ni ty = 24ns Voloc) = 1.7V


Figure 7. Pulse Response of Photodiode Amplifier



NOTES: TRANSISTORS ARE SINGLE PACKAGE, CA3127E. PINS LABELED FOR EACH. PIN 5 IS SUBSTRATE.

Figure 8. High Speed, High Gain Photodiode Amplifier

Application Note 941



5082 - 7700 Series Seven Segment LED Display Applications

## 5082 – 7700 Series Seven Segment LED Display Applications

### INTRODUCTION

The HP 5082-7700 series of LED displays are available in both common anode and common cathode configurations. The large 0.3" high character size generates a bright, continuously uniform seven segment display of both numeric and selected alphabetic information.

Designed for viewing distances of up to 10 feet, these single digit displays have been engineered to provide a high contrast ratio and a wide viewing angle,

The 7700 series utilizes a standard 0.3" dual-in-line package configuration that allows for easy mounting on PC boards or in standard IC sockets. Requiring a forward voltage of only 1.7 volts, the displays are inherently IC compatible, allowing for easy integration into electronic systems.

The 5082-7730 and the 5082-7731 are common anode displays employing a left hand or a right hand decimal point respectively. Typical applications would be found in electronic instrumentation, computer systems, and business machines. The 5082-7740 is the common cathode version featuring a right hand decimal point for applications that include electronic calculators and business terminals such as credit card verifiers.

This Application Note begins with DC drive techniques and circuits. Next is an explanation of the strobe drive technique and the resultant increase in device efficiency. This is followed by general strobing circuits and some typical applications such as clocks, calculators and counters.

Finally, information is presented on general operating conditions, including intensity uniformity, light output control as a function of ambient, contrast enhancement and device mounting.


### DC DRIVE

In DC or non-strobed drive the display is operated with each character continuously illuminated, usually with one decoder per character. This technique is commonly used for short character strings where the cost of the decoders for DC drive is less than that for the timing and drive circuits for strobed operation. The LEDs are more efficient when strobed; however, in DC operation the drivers need not handle high current levels. The DC drive circuit for the common anode display is shown in Figure 1a. The current level, set here at 20mA per

segment, is determined by the relation

$$R = \frac{V_{CC} - V_{LED} - V_{CE}}{{}^{1}_{SEGMENT}}$$

where  $V_{CC}$  = voltage supply potential,  $V_{LED}$  = forward voltage of LED at  $I_{SEGMENT}$   $V_{CF}$  = "ON" voltage of segment switch.



An analogous circuit is shown in Figure 1b for a common cathode DC drive system utilizing a current sourcing decoder/driver instead of a standard decoder/driver and external resistors.

See Table I for a list and comparative ratings of some of the commercially available seven segment decoder/driver circuits

### STRDBING DRIVE CIRCUITS

In strobing, the decoder is timeshared among the digits in the display, which are illuminated one at a time. The digits are electrically connected with like segments wired in parallel. This forms an 8 (7 segments and decimal point) x N (number of digits) array. In operation, the appropriate segment enable lines are activated for the particular character to be displayed. At the same time a digit enable line is selected so that the character appears at the proper digit location. The strobe then progresses to the next digit position, activating the proper segments and digit enable line for that position.

Since the eye is a relatively slow sensor, a viewer will perceive as continuous a repetitive visual phenomena which occurs at a rate in excess of about 60 events per second. Therefore, if the refresh rate for each digit is maintained at 100 times or more per second, the perceived display will appear flicker-free and easy to read. In displays subject to vibration, a minimum strobe rate of 5 times the vibration frequency should be maintained.

In addition to reducing the number of decoders and drivers, strobing requires less power than DC drive to achieve the same display intensity. This is due to a basic property of GaAsP where luminous efficiency (light output/unit current) increases with the peak current level (see Figure 2a). Thus, for the same average current, use of lower duty cycles (and higher peak current levels) results in increased light output (see Figure 2b). For example, from




Figure 2a. Relative Efficiency (Luminous Intensity per Unit Current) versus Peak Current per Segment.




Figure 2b. Typical Time Averaged Luminous Intensity per Segment versus Average Current.

Figure 2b, a typical device operated at 10mA DC would produce a luminous intensity of approximately 120 microcandelas. The same device operated at 50mA peak, 20% duty cycle (as if in a 5 digit strobed display) will produce approximately 145 mcd time averaged luminous intensity.

For common decoder/driver circuits, a series resistor is placed in each segment enable line to limit the light emitting diode current. They are placed in the segment enable lines to prevent uneven current distribution among segments, commonly referred to as "current hogging". The resistive current limiting approach for LEDs outlined above is compact and easy to implement. However, the resistor consumes power.

Various techniques for driving LED displays from energy storage devices (such as inductors or capacitors) are quite practical though generally somewhat higher in cost and bulkier. However, power savings of as much as 50% over the resistive drive techniques are attainable. SCR switches may be attractive in circuits utilizing energy storage devices.

Figures 3 and 4 illustrate two possible memory buffer and display drive techniques used in strobed applications. Both memory techniques assume a bit parallel/character-serial data entry format. If the system memory is available to supply data to the decoder, the buffer portion of these circuits may be deleted.

Figure 3 depicts a 5-digit strobed display employing a recirculating shift register memory. One shift register is used for each bit of the 4-bit BCD code. Four lines of data from the shift registers drive an SN7447A seven segment decoder. The value of the current limiting resistors is calculated to provide 40mA per segment peak drive current. The resistor value may be calculated using the following formula:

$$R = \frac{V_{CC} - V_{LED} - V_{CE1} - V_{CE2}}{N I_{AVE}}$$

where V<sub>CC</sub> = voltage supply potential, V<sub>LED</sub> = forward voltage of LED at peak ISEGMENT (N IAVE), V<sub>CE1</sub> = "ON" voltage of segment switch at peak ISEGMENT, V<sub>CE2</sub> = "ON" voltage of digit switch at 8 times peak ISEGMENT, IAVE = desired average operating current per segment, and N = number of digits in the display.

Data for each digit of the display is sequentially shifted to the OE output of the shift register by the display scan clock. The scan clock also drives an SN7496 shift register set up as a ripple scanner. The scan shift register outputs are buffered to source the 320mA peak digit current. Data entry to the storage registers is controlled by the system clock of the data source. During data entry, the display is blanked and the scan shift register is reset to the




Figure 3. Five Digit Strobed Display with Recirculating Shift Register Memory.




Figure 4. Strobed Eight Digit Common Anode Display with Static Memory Buffer.

first digit position by a logic "O" at DATA ENTER. The DATA SOURCE SYSTEM CLOCK and the external BCD lines are also enabled by DATA ENTER. The 5 digits of new data will be entered into the shift registers on each positive transition of the system clock. After data entry, DATA ENTER is returned to a high state, and scanning begins at position "A" under control of the SCAN CLOCK.

Figure 4 depicts an eight digit strobed display employing a static 4 x 8 bit memory. Data from the memory buffer is selected by the read lines under the control of the scan counter. This data is decoded by an SN7448 to drive the display segment lines. In this case the 80mA per segment peak current is beyond the current sinking capability of any common decoder/driver so an output buffer transistor must be used. Current limiting resistor values are calculated as before. The digit scan counter uses a Signetics 8281 binary counter in the divide by 8 mode. Data entry to the memory buffer can occur simultaneously with data read and any one of the eight digits may be selected or written independently.

The display length Illustrated in either of the above schemes may be changed by simply providing the additional memory requirements and extending the capacity of the digit scanner. Displays of up to 16 digits are practical,

Numerous manufacturers are now supplying transistor arrays and buffer drivers which offer the advantages of lower costs and improved packing densities over discrete segment and digit drivers. See Table II for a list of some of the presently available products. See Table III for other useful display circuits.

### CALCULATORS

The display circuit for a 10-digit calculator is given in Figure 5. A MOSTEK MK5010P single chip calculator circuit provides the calculating, decoding, and timing for a four function  $(+,-,x,\div)$ , 10-digit calculator. The displays are strobed at 100 mA peak on a 1 of 10 duty cycle. The Darlington segment drivers source 100 mA while the digit drivers sink 800 mA peak. The MOS output transistor connecting the output to  $V_{SS}$  is "OFF" when the segment (or digit) is to be activated. In this state, the pull-down resistor connected to  $V_{GG}$  sinks the current necessary to turn on the PNP drive stage. When the MOS transistor is "ON", the 1 mA output current through the pull-down resistor biases the PNP drive stage "OFF".

There are a variety of calculator chips for 8, 10, and 12-digit applications with varying voltage supply requirements and features. These include circuits from companies such as AMI, Cal-Tex, MOSTEK, NORTEC, Rockwell Int'I., and TI. Output stages vary although the Pichannel, open-drain approach used in the MK5010P example is the most common.




Figure 5. Typical Single Chip Calculator Circuit.

### CLOCKS

Figures 6 and 7 depict the complete circuitry for 6-character digital clocks using monolithic clock chips from two different manufacturers. Both clocks use the 60 Hz AC line as a time base and derive power from unregulated bridge rectifier power supplies.

Figure 6 illustrates a 6 digit clock circuit using the National Semiconductor NM5314 clock chip. This chip uses a strobed technique with all scanning logic and memory buffers on board. Scan frequency is established by an external RC network and should be maintained between 60Hz and 10kHz. The values shown should generate approximately a 1kHz scan rate. Each of the Pichannel MOS outputs is buffered to provide adequate drive current to the individual segment and digit enable lines.

Figure 7 illustrates a 6 digit clock radio circuit using the MOSTEK MK5010PAN clock chip and HP 5082-7740 common cathode displays. Since the MK5010P series chips provide a 12,85% duty cycle digit enable, the component values shown will supply approximately 10mA average or 77mA peak current to each segment of the strobed display. The base inputs of the MPSA-13 segment drivers and the MPSU 45 digit drivers each have series current limiting resistors and pull-down resistors to limit maximum drain current and assure cut-off in the "OFF" state. In this circuit, the digit drive lines are multiplexed to accept input data for alarm set, time set, and other functions.




Figure 6. Strobed Drive for a Six Digit Clock.




Figure 7. Six Digit Clock Radio.

### COUNTERS

The strobe display circuit for a 4½ digit counter is shown in Figure 8 utilizing the 7730 common anode display (left hand decimal point) and the MOSTEK MK5007P four decade counter. Available in a 16-pin package, this circult is a less expensive version of the familiar MK5002P, and includes latches, decoding and multiplexing functions. In addition to counting, this circuit can be used with its internal clock for DVM, timer and other measuring applications, In this example, the MK5007P's BCD outputs are converted to a seven segment format by the SN7447A decoder/driver which can sink 40 mA per segment. A flip-flop is used to implement an overflow digit "1", providing a 4½ digit display. The average light level of the display is controlled by two factors. First, R controls the peak current per segment, set here for 40 mA. The second factor is the duty cycle of the counter's SCAN INPUT signal. The internal multiplexing circuit for scanning the digits is triggered on the falling edge of the scan clock. While this signal is low, the segment and digit outputs are blanked.

Therefore, a duty cycle greater than 80% of the SCAN INPUT signal is desirable for efficient operation. In this circuit, use has been made of the MK5007P's internal scan clock; a timing capacitor at the SCAN INPUT sets the frequency. The MOSTEK units can be cascaded for greater than 4 decades of readout. Similar circuits in function are

General Instrument's AY-5-4007 series, which have the additional feature of a 25 mA sourcing capability at each segment output line.

A DC drive circuit for a 5 digit counter is outlined in Figure 9. This combines the -7730 common. anode display (left hand decimal point) with the TI SN74143, a 4-bit counter/latch/decoder having 15 mA constant current outputs. For applications requiring counting up to 12MHz, the use of this circuit greatly reduces the component count (even the current limiting resistors are eliminated). The LATCH STROBE INPUT allows the display to operate in a data sampling mode while the counter continues to function. The BLANKING INPUT allows total suppression or intensity modulation of the display. The stored BCD data is available for driving other logic via the LATCH OUTPUTS  $(Q_A, Q_B, Q_C, Q_D)$ . For higher current drives, the SN74144 with its open-collector outputs can sink 25 mA per segment.

### INTENSITY UNIFORMITY

The 5082-7700 series devices are categorized for light output intensity to minimize the variation between digits or segments within a digit. Luminous intensity categories are designated by a letter located on the right hand side of the package. Display appearance will be optimized when a group of display digits uses devices from a single category.





Figure 8. Four and One-helf Digit Strobed Counter



### INTENSITY MODULATION

It is often desirable to vary the intensity of a display to provide improved readability under varying ambient lighting conditions. Intensity control can be achieved using either amplitude or pulse width modulation techniques. The latter is recommended for broad dynamic range of intensity control. Pulse width modulation offers the advantage of good tracking between segments as the intensity is decreased, and also allows the LEDs to operate with a high peak current where they are more efficient. Figures 10 and 11 illustrate two possible techniques of control.

In Figure 10 a monostable multivibrator is triggered by the scan clock. Photo-resistor R<sub>1</sub> tracks with ambient light intensity and causes the monostable multivibrator to produce an output pulse width proportional to ambient lighting. This method will provide duty cycles ranging from approximately 20% to 100%.

Figure 11 depicts another intensity modulation technique. The scan clock input square wave is integrated by  $R_1$  and  $C_1$  to form a triangular wave. Ambient light is monitored by a phototransistor and an amplified output voltage proportional to ambient lighting is produced by  $A_1$ . These two signals are presented to the comparator  $A_2$ . The output of  $A_2$  will be true only as long as the triangle wave voltage is greater than the ambient light signal. The LM311 amplifier used in this circuit can be replaced with any medium to high gain amplifier which will give adequate swing with a single 5 volt supply. This technique offers a 0 to 100% dynamic range of modulation.

In both of the above examples, the pulse width modulated signal is connected to the blanking input




Figure 10. Multivibrator Modulation Circuit.




Figure 11. Wide Dynamic Range Intensity Control Circuit.

of the display driver. The display duty cycle is then controlled by the modulated signal which is proportional to the ambient intensity. If the scan frequency is substantially greater or less than 1kHz in either of the above circuits, timing and integrating component values will have to be changed to produce satisfactory results.

### CONTRAST ENHANCEMENT

The quality of the perceived display is a function not only of light intensity but also of contrast to the background. To improve display contrast, the entire front surface of the display, except for the light emitting areas, is finished in a uniform flat black. The plastic encapsulant in the light emitting areas contains ared dye to further reduce the reflected ambient light. The display's background and the type of contrast enhancing filter used affect the display quality. Typically, PC board mounting and an Inexpensive red filter (e.g., Plexiglass 2423 or materials having similar transmission characteristics) are used. Under strobe drive conditions of 10 mA/segment average, the display is easily readable to distances of ten feet and will retain good contrast under relatively high ambient lighting conditions.

There are several additional contrast enhancing measures that can be implemented to allow lower display intensity and power levels. With respect to PC board design, keep as many metallized lines as possible out of the normal viewing area. These surfaces reduce contrast by reflecting ambient light. Whenever possible, the lines running to the displays should be placed out of sight on the board's back side. You can also hide metal traces by placing them beneath the display package. To minimize the light reflected from the PC board, the area surrounding the display can be darkened either through use of a screened black epoxy ink (e.g., WORNOW W-O-N black ink) or a black piece of material cut as a collar to fit around the display. Circular polarizing filters (such as Polaroid HRCP-red) or

3M Display Film are particularly effective in enhancing contrast in high ambient light although they may be more expensive. Antiglare coatings are available from firms such as Panelgraphic Corp. to reduce front filter reflections. An antiglare surface finish may also be incorporated into the molds used to manufacture the filters.

### MOUNTING CONSIDERATIONS

The 5082-7700 series devices are constructed utilizing a lead frame in a standard DIP package. In addition to easy PC board mounting, the standard pin spacing of 0.100" between pins and 0.300" between pin rows allows use of the familiar 14-pin IC sockets. See Table IV for a list of some of the available display sockets. The displays may be end-stacked as close as 0.400" center to center. The lead frame has an integral seating plane which holds the package approximately 0.035" above the PC board during standard soldering and flux removal operations. The devices can be soldered for up to 5 seconds at a maximum solder temperature of 230°C (1/16" below the seating plane). To optimize device performance, materials are used that are limited to certain solvents for flux removal. It is recommended that only Freon TE, Freon TE-35, Freon TF, Isopropanol, or soap and water be used for cleaning operations,

Note: See following pages for Tables I, II, III and IV.

Table I. Decoder/Driver Circuits for Seven Segment Displays

Manufacturer's Product No.	Manufacturer	Common Auade or Common Cathode	Reted Maximum Output Current [mA]	Other Features	Other Manufacturers
7447	Texas Insm.	CA	40		National Semi, Fairchild, Motorola Signetics
7448	Texas Instr.	cc	4*		National Semi, Fairchild, Motorola Signetics
9307	Fairchild	cc	5.6*		
9317 B/C	Fanchild	CA	40/20		
9357	Fairchild	CA	40		
9368	Pairchild	cc	19***	Quad Latch	
9369	Fairchild	сс	50		
9370	Fairchild	CA	25 1	Quad Latch	
9660	Fairchild	cc	5-50 <b>°°</b>	Pgmbt Current and Decimal Pt. Drive	
MC 14511	Motorpla	CC	25	CMOS	1
MC 4039	Motogolia	CA	20	;	ka i
N8T51 B N8T59 B	Siguetics	CA, CC		MOS Com- patible Inputs	
N8T74 B N8T75 B	Signetics	CA, CC		Quad latch MOS Compatible Inputs	
8140	Harcis	CA	40	Quad latch	
1001/1002	SCS Microsystems		120'	Ouad latch, some versions available w/resistors on board	

<sup>&</sup>quot;with external pull-up resistance. "constant current supply. ""current limit resistors on board

Table II. Driver Arrays for LED Displays

Manufacturer and Product No.	Maximum Output Current	Drivers Per Package	Typical Application
ITT Semiconductor			Common Co
502	200 mA Siuk	6	Digit Orive
503	34 mA Source	4	Segment Drive
National Semiconductor			
DM8861	50mA Source or Sink	5	Segment Drive
DM8863	500mA Sink	8	Digit Drive
Sprague Electronics		į	Į.
ULN 2031A	80mA Sink	7	Segment Drive
ULN 2032A	80mA Source	7	Segment Drive
Series 400	250mA Sink	4	Digit Drive
Texas Instruments		,	
SN76491"	50mA Source or Sink	4	Segment Drive
SN75492*	250mA Sink	6	Digit Drive



Table III. Circuits for Seven Segment Displays

Menufacturer and Product No.	Description	Comments
Texas Instruments		
SN74143	BCD Counter/4 Bit Latch/BCD-7 Segment Decoder/15mA Constant Current Driver	Ideal for Counting Applications (Time or Trequency measurements, A-D Converters).
SN74145	BCD to Decimal Decoder (1 of 10 Decoder)/ Driver	Capable of sinking 80mA per line making it ideal for a digit scanner.
SN74144	Same as SN74143 except output driver can sink up to 25mA per line	Need current limiting resisted for each segment.
\$N74142	BCD Counter/4 Bit Latch/BCD to Decimal Decoder 11 of 10 Decoder) Oriver	Useful for digit scanner. Need only a clock signal since counter is in circuit.
National 8551 TI SN74173 Signatics 8T10 Mostek	TréState Qued Latchés (Also known as "Bus Buffers")	Allows busing of data lines eliminating numerous gates.
MK5002, 5007, 5005	4 Decade Counter/BCD-7 Segment Decoder/ 4 Digit Scanner in 1 package, 3 options	Provides all counting and timing signals for a 4 Decade Strobed Counter Display (can be end stacked for 8 decades)
Gi		
AY-5-4007 Series	4 Decade Counter/BCD-7 Segment Decoder/ 4 Digit Scanner/LED Driver	Similar in function to Mostek 5002 series but adds 25mA LED drivers for stroked display.

Table IV. 14 Pin DIP Sockets for 7700 Series Displays

Wenufacturer and Product No.	Termination	Description
Amphenol-Barnes		
821-20011-144	Solder	Nylon, Low Profile
821-20013-144	Wire Wrap	Nyton, Low Profile
821-25011-144	Solder	Full Sized Body
821-25012-144	Wire Wrap	Full Sized Body
Augut		
314 AG50 2R	Solder	Full Sized, Phenalic
Clinch		
14-W-DIP	Wire Wrap	Low Profile, Nylon
14-DIP	Socket	Phenolic
Cambion		
3777-01-0312	Solder	Nylon
3897-01-0316	Wire Wrap	DAP Plastic



# **APPLICATION NOTE 948**

# Performance of the 6N135, 6N136 and 6N137 Optocouplers in Short To Moderate Length Digital Data Transmission Systems

This application note assists system designers by describing the performance to be expected from the use of HP 6N135-6N137 optocouplers as a line receiver in a TTL TTL compatible NRZ<sup>3</sup> data transmission link. It describes several useful total systems including line driver, cable, terminations and TTL compatible connections. The systems described utilize inexpensive cable and operate satisfactorily over the range of transmission distances from 1 ft. to 300 ft. Over this range of distances, the data rate varies from 0.6 megabits per second to 19 megabits per second largely limited by coupler performance at short distances, and cable losses at longer distances.

Non-return to zero

# INTRODUCTION

Optocouplers can function as excellent alternatives to integrated circuit line receivers in digital data transmission applications. Their major advantages consist of superior common-mode noise rejection and true ground isolation between the two subsystems. For example, a conventional line receiver is limited to a ±20V common-mode noise rejection at best from DC over its operating frequency range, while an optocoupler can achieve rejections of ±2.5kV at 60Hz.

A conventional optocoupler that utilizes a photo-transistor is fimited in its minimum total switching time. At the higher data rates, above 200-500 kblts/s, these delay times can become very significant. The HP 6N135 and 6N136 utilize an integrated photo-diode and transistor to produce lower total switching time. The HP 6N137 adds an integrated amplifier within its package to decrease these delay times still further. All three units can produce data rates well in excess of 500 kblts/s, while the 6N137 can couple an Isolated 9.5MHz (19M bits/s) clock from its input to its output. These data rates are achieved with common mode noise voltage rejection in excess of that provided by most types of line receivers at all frequencies.

The information contained in this application note covers the performance of optocoupler line receiver circuits; however, it does not describe design details. These details are covered in Application Note 947 "Digital Data Transmission Using Optically Coupled Isolators".

This application note describes the basic design elements of a data transmission link and presents several examples of total systems that will be useful to systems designers at distances that range from 1 ft. to 300 ft, and have a mod-

erata overall cost, First, a few measures of performance are defined to allow systems to be compared with one another. Second, the elements of an optocoupler data transmission system are discussed. Third, circuit examples and demonstrated performance of a selected set of systems. ara presented for the various transmission distances. This presentation includes schematics, representative waveforms at intermediate circuit points, and a summary performance table. It compares the results of passive (resistive) terminations with active terminations that improve overall performance at the longer transmission distances. Fourth, the trade-offs that were made to arrive at the selected system. components are described. Along with the trade-offs, there Is a discussion of approaches to increase performance by selection of other circuit components or by "peaking" a given length system.

# **DEFINITIONS OF PERFORMANCE**

In data transmission systems that utilize optocouplers, there are no standardized definitions that allow performance capability to be specified. The major performance parameters that are of interest are data rate capability, usually specified in bits per second; and immunity to common mode noise at the coupler input, usually specified as AC or DC common mode voltage rejection in volts, or transient voltage noise rejection in volts/microsecond.

To arrive at a definition of maximum data rate capability requires that the total system be specified including all components, and in addition, data modulation and demodulation techniques. In order to compare the various systems presented in the application note, it is necessary to define some useful terms.

One commonly used modulation technique for digital data data transmission is NRZ, or non-return-to-zero transmission. In the most common form of this technique, a twisted pair transmission line is driven by a balanced driver with an alternating plus or minus voltage signal. A number of integrated circuits are available to provide the drive signals and create a straightforward design.

Ona potential measure of system performance for NRZ, and potentially other modulation techniques as well, is the measurement of the maximum 50% duty cycle clock frequency that the system will pass. Since a clock represents a total 1/0 and 0/1 transition each full cycle, this square wave provides two bits of data for each cycle. As the upper clock fraquency limit of a system using couplers is reached, the duty cycle will change from 50%. That MAXIMUM CLOCK DATA RATE is found by observing the system output as a function of a square wave input until the output distorts to a 10% duty cycle and multiplying this frequency by two (two bits/cycle). At this input frequency, the system deterate is very close to its absolute maximum and any potential recovery of a signal at a higher data rate is impractical. A more detailed definition of this term appears in the glossary.

Another parameter indicative of the performance of a system is to measure the system transient response in its worst case condition. The step response of a transmission system using isolators is a function of the duty cycle and repetition rata. For NRZ, if this term is properly defined, it can indicate a worst cese maximum data rate that the system will faithfully transmit, regardless of the combination of ones and zeroes in the data bit stream. This step response term will be referred to as the STEP TRANSIENT DATA RATE MAXIMUM. It assumes that the pulsa propegation delay down the transmission line is essentially constant, and defines a data rate maximum at which a single bit of data in a stream of all zeroes and a one, or all ones and a zero may be successfully sent through the system. This is simulated by placing a very low frequency square wave input into the line. Then the circuit delay time from a pulse received at the and of the line until the system output makes a transition is measured. This delay time is a function of the cable output risetime and the delays experienced in the coupler and its associated circuitry. The specific delay times are called teht and telh, indicating delay times for a 1/0 and 0/1 transition respectively. The STEP TRANSIENT DATA RATE MAXIMUM is defined as the inverse of tall or text, whichever is longer. In general, this date rate will be lower than the MAXIMUM CLOCK DATA RATE, A more exact definition of tPHL, tPLH and STEP TRAN-SIENT DATA RATE appears in the glossary.

The parameters used to define worst-case common mode noise immunity are massured for the coupler and associated clreuitry without the transmission cable. The common mode voltage rejection is a function of frequency and indicates the maximum AC steady state signal voltage common to both inputs and output ground that will not create an error in the output. This rejection reaches a minimum at some frequency. The transient voltage noise immunity is

a measure of the maximum rate of rise (or fall) that cen be placed across the common input terminals and output ground without producing an error voltage in the output. This term is a function of the input pulse magnitude and rate of rise for an optocoupler and is stated as a dv/dt minimum in volts per microsecond. Further definitions of these terms appear in the glossary. It should be noted that common mode characteristics of such systems are largely determined by the point at which the noise enters the transmission system. Common mode rajection for a total system would be expected to improve with increasing distance between the common mode insertion point and the input to optocoupler.

# ELEMENTS OF AN OPTOCOUPLER DATA TRANSMISSION SYSTEM

The basic elements of an optocoupler transmission system are:

- ☐ Line Driver
- □ Transmission Cable
- Line Termination Circult
- Optecoupler
- ☐ TTL Interface Circuit

In order that the performance of systems using the 6N135-6N137 optocouplers might be demonstrated, component elements had to be defined for several systems. These elements are chosen to be TTL compatible at the input and the output. They are also chosen to produce high performance, be moderate in cost, and work over a range of distances of one foot to 300 feet. This can then meximize the utility to systems designers of the circuits demonstrated, thus allowing them to be used without change in a verlety of specific applications to produce a known tevel of performance.

# CIRCUIT EXAMPLES AND DEMONSTRATED PERFORMANCE

To reduce the number of complete systems upon which performance is demonstrated to a practical number, a basic representative set of elements must be selected or designed. This includes a single line driver and cable type with performance maasurements taken at three transmission distances -1 ft., 100 ft., and 300 ft. It also includes two termination types, active and passive, and three types of couplers with companion TTL interface circults. This produces six total data transmission systems upon which data rate performance can be observed at the three transmission distances. Figure f illustrates the line driver and cable combination selected. Figure 2 Illustrates the pulse response of this driver/cable combination. Figures 3 through 8 indiceta the line termination, coupler, and TTL interface circuitry for the various terminations, Included are representative waveforms measured on the three passive termination systems at the 300 ft. transmission distance. Table 1 outlines the critical parameters of the cable used and Tables 2, 3, and 4 summarize the performance demonstrated on all of the transmission systems,

The performance tabulated for the 1 ft. transmission length is indicative of that which might be achieved by a system with negligible performance degradation in the cable. The performance at 100 ft, and 300 ft, indicates tha decrease in data rate due to cable losses as the transmission distance increases. This decrease is the most critical data rate limitation and is indicative of the change in performance of systems using low cost cable. Clearly evident in the tables is tha increasa in performance of the active termination at the 300 ft, transmission distance. Note also that the data rate of the system utilizing the 6N137 at short transmission distances is less with the active than with the passive termination. This decrease is due to the additional delay added by the active termination.

These performance tables can be used to select a design suitable for an application required by a system designer. For example, assume it is desired to design a data transmission system of variable lengths up to 100 ft, and data rates of up to 1,6 Mbits/s. The circuit shown in Figure 4 and the line driver and cable shown in Figure 1 could be selected to assure this level of performance.

# SELECTION OF DEMONSTRATION CIRCUIT ELEMENTS

The foregoing systems exemplify achievable performance and incorporate a number of design decisions which are discussed in this section.

### LINE DRIVER

Line Drivars generate the signal that is sent down the transmission line. They have limits as to voltage swing, output impedance, and switching time. A good compromise is provided by National Semiconductor's DM B830. Any similar device with a low output impedance such as the Fairchild 9614 would operate satisfactorily. These devices are TTL input compatible, require no external components, are relatively inexpensive and readily available. They provide adequate performance and produce directly a dual rail (inverting and non-inverting) output.

For systems requiring higher data rates, more sophisticated

and expensive drivers can be selected or designed. Figura 9 illustrates a circuit that has a higher current output and produces a higher data rate than an integrated driver. It uses several components, but does not require a supply voltage above the standard TTL 5 volts. To obtain still higher data rates, the driver line voltage output must be increased. This in turn requires a supply voltage above 5 volts. The National Semiconductor LH 0002C is an exampla of an integrated circuit that can be used to produce directly a higher line voltage. Numerous other discrete circuits could be designed.


### TRANSMISSION CABLE

Transmission cables are very critical in the overall system. They can decrease the effect of extraneous noise voltages on system performance by providing shielding. They also greatly affect the signal losses as the transmission length increases. By controlling these losses, cables can permit a single set of system elements to function adequately for both long and short transmission distances. The critical performance parameters of a transmission cable include cost, transmission length, line series resistance (DC losses), high frequency losses, type and amount of shielding and characteristic impedence.

The Belden type 8777 is representative of a relatively wellshielded, inexpensive cable with typical transmission loss. The important characteristics of this cable are summarized in Table 1.

If It is desired to attain higher performance, the line cost becomes considerably more expensive and tends to dominate system costs. These higher performance cables utilize a larga conductor siza to lower DC losses, and provide considerably lower losses at high frequencies. Examples of such a cable would be Belden 9269 (IBM 32392), Belden 9250 or their equivalents.

The pulse response of the DM 8830 and the Belden 8777 illustrates the waveform degradation of signals sent down this driver/transmission line pair, regardless of the line receiver employed. Figure 1 illustrates this circuit combination, and Figure 2 illustrates the pulse waveform degradation at 1 ft., 100 ft., and 300 ft. Into a 68 $\Omega$  equivalent load.



### LINE TERMINATION CIRCUIT

The line termination circuit converts the voltage arriving at the end of the line to a current impulse to drive the coupler emitter diode. In these system examples, performance of both passive and active circuits was measured.

A passive circuit consists of a set of resistors to match the line to its characteristic impedance and to convert the line voltage to a current. The circuits illustrated here were designed to provide good performance at 300 ft., while not exceeding the coupler input drive current maximum at the 1 ft. line length condition. With this design criterion, these circuits are useful over this range of transmission cable lengths. These design characteristics required that two resistive line termination circuits be designed for the three isolators. They are illustrated in Figures 3, 4, and 5.

An improvement in the performance of a resistive termination can be obtained by peaking the line to operate at a specific length as shown in Figure 10. This technique allows the coupier to operate from the peak to peak voltage at the end of the line. To avoid overdriving the coupier, the peaking capacitor value must be minimized. It is chosen by observing the circuit delay tima tplH and selecting the smallest value of capacitor that significantly decreases this delay. With this technique, performance can be expected to improva by as much as 20-30% or more, but the values of peaking capacitor tend to vary with many of the characteristics of components in all of the elements of the system. These include driver output voltage, line length, line losses, coupler dalay, etc. This in turn requires each individual system to have a selected value of peaking capacitor.

An active termination utilizes a transistor to act as a line voltage to coupler input current regulator. This technique ignores any attempt to match the line, but instead converts any incoming voltage to a suitable current, once the circuit threshold voltage is exceeded. This tends to decrease circuit sensitivity to line length and other line voltage variations. The delay of an active circuit can limit the maximum system data rate, especially for short transmission distances. But, in general, their use can improve the maximum data rate at the longer distances. In the system examples, two active termination circuits were designed and are illustrated in Figures 6, 7 and 8.

Improving the performance of the active circuit consists of finding transistors and circuit designs to perform the voltage to input current regulation function without limiting overall system performance.


### **OUTPUT TO TTL INTERFACE**

The 6N136 and 6N137 have sufficiently high input to output coupling efficiency (CTR) that the only component required to interface the optocoupler to a TTL input gate is a pull-up resistor. The 6N135 has a somewhat lower CTR and requires an external transistor and resistor to interface with a TTL gate input. The actual circuit configuration and values required for these interface circuits are illustrated in Figures 3 through 8. The circuits illustrate, in general, the optimum interface for a TTL-TTL compatible circuit. Performance could be improved through the use of lower pull-up resistor values in the coupler output collectors and high speed TTL compatible comparators.

Table 1

# IMPORTANT LINE CHARACTERISTICS OF BELDEN 8777

- Three sets of two conductor, twisted and individually foil shielded, 22 gauge wire
- Z<sub>α</sub> (Measured Characteristic Impedance)—68Ω line to line
- Line-to-line capacitance 30pF/ft.
- Line Resistance 3,2Ω/100 ft. (per conductor pair)
- Attenuation at 10MHz ≈ 4 dB/100 ft,
- Delay ≈ 1.5 nsec/ft.
- Cost ≈ 5d/ft./Transmission Pair




STEP TRANSIENT DATA RATE (MAX) =

rate maximum is defined as:

$$\frac{1}{t_{PHL}}$$
 or  $\frac{1}{t_{PLH}}$ 


whichever is smaller. Where  $t_{PLH}$  and  $t_{PHL}$  are measured at the coupler termination input (end of the line) and the TTL output and are defined as follows:



The  $t_{\rm PHL}$  and  $t_{\rm PLR}$  measured under these conditions approach the maximum delay that will be experienced by data sent through the isolator.

 MAXIMUM CLOCK DATA RATE — This term defines the maximum data rate at which a 50% duty cycle square wave (clock) will be distorted to a 90%/10% pulse. It is very close to the maximum alternating 1/0 and 0/1 transition that can be passed by the system. It is defined mathematically as:

where tt is defined as:



- 4. COMMON MODE REJECTION VOLTAGE This term is defined as the maximum sinusoidal voltage at a given frequency that can be applied simultaneously to both inputs with respect to output ground and not produce an error signal in the system output. In optocouplers, the value of this voltage is very high at low frequencies and decreases with increasing frequency until it reaches a minimum. The effect is caused by the effective intercircuit capacitance of the emitter and detector chips, and the detector gain and bandwidth. (See Figure 11.)
- 5. COMMON MODE dv/dt REJECTION MINIMUM This term is defined as the maximum rate of change of voltage that can be applied to both inputs simultaneously with respect to output ground and not produce an error in the system output. Note that this parameter is a function of the duration of the change, or equivalently the pulse amplitude. The stated values in this application note are for a 10V step pulse amplitude generated by a source having a controlled risetime and falltime (e.g., HP 8007B). (See Figure 11.)






Figure 3: TTL Compatible Pessive (Resistive) Termination for the 6N135 and Photographs Indicating Measured Performance at the End of the 300 Ft. Transmission Cable.




Figure 6. TTL Compatible Active Termination for the 6N135.

Table 2. Summary of Performance of 6N135 Data Transmission Systems at 1, 100, and 300 ft.

Termination	Transmission Distance	1PLH	TPHL	Step Transienţ Data Rate Max.	Clock Data Rate Max.	Common Mode I	t Casa Voise Rejection
	(ft)	(ns)	(ns)	(Mbits/s)	(Mbits/s)	Sinusoidal	dV/dt
RESISTIVE	1	475	,500	2.0	11,2	≤10k¥íz: .	250V/μs min
(PASSIVE)	100	900	425	1.1	3.0	5,0kV pk.pk	
Fig. 3.	300	1700	300	0.6	8.0	1MHz: 84V	
ACT(VE	1	500	330	2,0	5.3	pk-pk min,	
Fig. 6	100	580	270	1.7	4.0		
	300	875	330	1.1	1.6		




Figure 4. TTL Competible Pessive (Resistive) Termination for the 6N136 and Photographs indicating Measured Performance at the End of the 300 Ft Cable.




Figure 7. TTL Compatible Active Termination for the 6N 136.

Table 3. Summary of Performance of 6N 136 Data Transmission Systems at 1, 100, and 300 ft.

	Transmission Distance	TPLH	1PHL	Step Translant Date Rete Max.	Clock Date Rate Max.		n Case Noise Rejection
	(ft)	(ns)	(ns)	(Mhits/s)	(t/fibits/s)	Sinusoidal	dV/dt
RESISTIVE	1	320	270	2.7	10.0	<10kHz:	250V/µs min.
(PASSIVE)	100	640	265	1.6	4.0	5,0kV pk-pk	
Fig. 4	300	1200	220	0.8	1.2	1MHz; 84V	
ACTIVE	1	375	250	2,7	6.6	gk-ok min.	1
Fig. 7	100	440	250	2.3	5.0		1
	300	700	250	1,4	2.4		




Figure 5. TTL Competible Pessive (Resistive) Termination for the 6N 137 and Photographs indicating Measured Parformance at the End of the 300 Ft, Transmission Cable.




Figure 8. TTL Compatible Active Termination for the 6N137.

Table 4. Summary of Performance of 6N137 Data Transmission Systems at 1, 100, and 300 ft,

	Transmission Distance	tPLH .	1PHL	Stap Transfert Data Rate Max.	Clock Data Rata Max.	Common Mode 6	The same of the same of
	(ft)	(en)	(ns)	(Mbits/si	(MbIts/s)	Smusaidal	dV/dt
RESISTIVE	(8) (8)	105	70	9,5	19.0	≤10kHz:	40V/µs miri.
(PASSIVE)	100	170	70	5,8	8.0	5.0kV	
	300	625	70	1,6	2.0	8MHz: 22V	
ACTIVE	1	190	65	5,3	11.0	pk-pk min.	
	100	190	70	5.3	13.2	1	
	300	275	80	3.9	8.2		






Figure 9. High Ontput Voltage Swing, High Current, Wide Bandwidth Lina Driver that Operates From a 5 Volt Supply and Produces a >8.5V Pk to Pk Pulse into 300 Ft. of Belden B777 at 10 MHz.




Figure 10. An Example of Circuit Pasking to Improve the Performance of the Passive Termination, C<sub>1</sub> is Chosen for the Minimum Value that Significantly Reduces Input to Output Delay Time. In General, C<sub>1</sub> Must be Selected Individually For Each System.





Figure 11. Common Mode Measurement Circuit.




# **APPLICATION NOTE 951-1**

# Applications for Low Input Current, High Gain Optocouplers

Optically coupled isolators are useful in applications where large common mode signals are encountered. Examples are: line receivers, logic isolation, power lines, medical equipment and telephone lines. This application note has at least one example in each of these creas for the 6N138/9 series high CTR couplers.

HP's 6N138/9 series couplers contain a high gain, high speed photodetector that provides a minimum current trans-


fer ratio (CTR) of 300% at input currents of 1,6 mA for the 6N138 and 400% at 0,5 mA for the 6N139. The excellent low input current CTR enables these devices to be used in applications where low power consumption is required and those applications that do not provide sufficient input current for other couplers. Separate pin connections for the photodiode and output transistor permit high speed operation and TTL compatible output. A base access terminal allows a gain bandwidth adjustment to be made.



# LINE RECEIVER FOR PARTY LINE


- 1.8 Receivers can be used with circuit shown
- Uses conventional IC Line Driver
- Total Line Length 1-300'

- Typical Data Rate −180kbs (t<sub>PHL</sub>, t<sub>PLH</sub> = 3 μsec)
- Allows use of Low Cost Line




ISOLATOR LOADS MAY BE DISTRIBUTED RANDOMLY ALONG THE LEWOTH OF THE LINE, OR ALL MAY BE LUMPED AT THE END. IF FOR 1 AND 8 ISOLATOR LOADS WOULD BE 27 AND 1,8ma RESPECTIVELY.

PROPAGATION DELAYS THILLS THEFT = 0.5 to 5 ps




# TELEPHONE RING DETECTOR

- Discriminates between Ring and Dial Signals
- Minimal Line Loading (1MΩ dc, 450kΩ at 20Hz)
- 2500V Insulation from Telaphona Line
- Small Size
- Integrator included



# TTL TO TTL INTERFACE

- Direct Input and Output Compatibility
- Adjustable Data Rate
- High Fan Out




FOR NIGHER FANOUT WITH COMPARABLE DATA RATES USE SMALLER VALUES OF RIM

1<sub>MAX</sub> 15 THE FREQUENCY AT WHICH A 50% DUTY FACTOR AT THE INPUT IS DEGENERATED TO 10% OR 90% DUTY FACTOR AT THE DUTI'UT.

R <sub>L</sub> (Ω)	H <sub>IN</sub> (Ω)	I <sub>F</sub> (mA)	IMAX (kHz)
2200	1800	1.7	40
270	390	E .	129
100	180	17	250

# GAIN/SPEED TRADE OFF

- Obtain Maximum Speed at Required Geln
- Single Resistor Required
- Use same device for Multiple Applications




 $f_{MAX}$  is the frequency at which a 50% duty factor at the input is degenerated to 10% or 90% duty factor at the output.

8 <sub>×</sub> ISH	<b>R</b> L(0)	I <sub>L</sub> {mA}	(MAX [kHr)
NONE	100	46	260
520	1000	4.6	650

# 1-5000 FT. LINE RECEIVER


- Drive with Standard TTL Buffer Gate
- 2500V 60Hz Common Mode Rejection
- Allows use of Low Cost Line
- 40kbs Deta Rate
- TTL Compatible Output




PROPAGATION DELAY: WITHOUT  $c_{\chi}$ ,  $c_{\chi}$ ,  $t_{p_{LM}}$  = 2 to 5 us;  $t_{p_{RL}}$  = 25 us with  $D_{\chi}$ ,  $c_{\chi}$   $\geqslant$  0.002 up,  $t_{p_{RL}}$  = 2 us;  $t_{p_{RL}}$  = 7 us

# HIGH VOLTAGE STATUS INDICATOR

- \* Low Power Consumption
- TTL Compatible Output
- High Speed
- Use for Power Turn On Anticipation Circuit, 117V Line Monitor or Other High Voltage Sensing



V(Vdc or Vrms)	H <sub>S</sub>	V + Ip (mW)
24	47kΩ	11
48	100kD	22
117	220kft	52
230	470k%	113





# **APPLICATION NOTE 951-2**

# Linear Applications of Optocouplers

Optocouplers are useful in applications where analog or DC signals need to be transferred from one module to another in the prasence of a large potential difference or induced noise between the ground or common points of these modules.

Potantial applications are those in which large transformers, expensive instrumentation amplifiers or complicated A/D conversion schamas are used. Examples are; sensing circuits (thermocouples, transducers...), patient monitoring equipment, power supply teedback, high voltage current monitoring, adaptive control systems, audio amplifiers and video amplifiers.

HP's optocouplers have Integrated photodetector/amplitiers with speed and linearity advantages over conventional phototransistors. In a photo transistor, the photodetector is the collector-base junction so the capacitance impairs the collector risa time. Also, amplitied photocurrent flows in the collector-base junction and modulates tha photo-responsa, thereby causing non-linearity. The photodetector in an HP optocoupler is a separately integrated diode so its photorasponsa is not affected by amplified photocurrent and its capacitance does not impair speed. Some linear isolation schemes employ digital convarsion techniques (A/D-D/A, PWM, PCM, etc.) in which the higher spaad of the integrated photodetector permits better linearity and bandwidth.

The 6N135/6N136 is recommended for single channel AC analog designs. The HCPL-2530/31 is recommended for dual channal DC linear designs. The 6N135/6 series or tha 6N137 serias are recommended for digital conversion schemes.

If the output translator is blased in the active region, the current transler relationship for the 6N135 series optocoupler can be represented as:

$$I_C = K \left( \frac{I_F}{I_{E'}} \right)^n$$

where  $I_C$  is the collector current;  $I_F$  is the input LED current;  $I_F$  is the current at which K is measured; K is the collector current when  $I_F = I_F$ ; and n is the slope of  $I_C$  vs.  $I_F$  on logarithmic coordinates.

The exponent nivaries with  $I_F$ , but oversome limited range of  $\Delta I_F$ , in can be regarded as a constant. The current translar ralationship for an opto isolator will be linear only if niequals one.

For the 6N135 saries optocoupler, in varies from approximately 2 at input currents less than 5mA to approximately 1 at input currents greater than 16mA. For AC coupled applications, reasonable linearity can be obtained with a single optocoupler. The optocoupler is biased at higher levels of input LED current where the ratio of incremental photodiode current to incremental LED current (2½p/2½) is more nearly constant.

For better linearity and stability, servo or differential linearization techniques can be used.

Tha sarvo linearizer forces the input current of one opto-coupler to track the input current of the second opto-coupler by servo action. Thus, if  $n_3 \approx n_2$  over the excursion range, the non linearities will cancel and the overall transfer function will be linear, in the differential linearizar, an input signal causes the input current of one opto-coupler to increase by the same amount that input current of the second opto-coupler is decreased. It  $n_2 \approx n_2 \approx 2$ , then a gain increment in the first opto-coupler will be balanced by a gain decrement in the sacond opto-coupler and the overall transfer function will be linear. With these techniques, matching of K will not effect the overall linearity of the circuit but will simplify circuit realization by reducing the required dynamic range of the zero and offset potentiometers.

Gain and offset stability over temperatura is dependent on the stability of current sources, resistors, and the optocoupler. For the servo technique, changes of K over temperatura will have only a small effect on overall gain and offset as long as the ratio of  $K_1$  to  $K_2$  remains constant. With the differential technique, changes of K over temperature will cause a change in gain of the circuit. Offset will ramain stable as long as the ratio of  $K_1$  to  $K_2$  remains constant. In the AC circuit, since  $(\partial I_D/\partial I_F)$  varies with temperatura, the gain will also vary with temperatura. A thermister can be used in the output amplifiers of the Differential and AC circuits to compansate for this change in gain over temperature.

There are also several digital techniques to Iransmit an optocoupler analog signal. Optocouplers can be used to transmit a trequency or pulse width modulated signal. In these applications, overall circuit bandwidth is determined by the required linearity as well as the propagation delay of the optocoupler. The 6N137 series optocoupler features propagation delays typically less than 50ns and

the 6N135 series optocoupler features propagation typically less than 300ns,

In several places the circuits shown call for a current source. They can be realized in several ways. If  $V_{\rm CC}$  is stable, the current source can be a mirror type circuit as shown in Figure 1.




Figure 1.

If  $V_{\rm CC}$  is not stable, a simple current source such as the onas shown in Figure 2 can be realized with an LED as a voltage reference. The LED will approximately compensate the translator over temperature since  $\Delta V_{\rm tr}/\Delta T \cong \Delta V_{\rm F}/\Delta T = -2mV/{}^{\rm C}C$ :




Figure 2

### SERVO ISOLATION AMPLIFIER

The servo amplifler shown in Figure 3 operates on the principle that two optocoupters will track each other if their gain changes by the same amount over some operating region. U2 compares the outputs of each optocoupler and forcas IF2 through D2 to ba equal to IF1 through D1. Tha constant current sources bias each IF at 3mA quiescent current. R1 has been selected so that IF1 varies over tha range of 2mA to 4mA as VIN varies from —5V to ±5V. R1 can be adjusted to accommodate any desired range. With VIN=0, R2, Is adjusted so that VOUT=0. Then with VIN at some value, R4 can be adjusted for a gain of 1. Valuas for R2 and R4 have been picked for a worst case spread of optocoupler or current transfer ratios. The transfer function of the servo amplifier is:

$$V_{OUT} = R_4 \left[ \left( I_F \frac{1}{2} \right) - \left( \frac{K_1 R_2 \left( I_{CC_1} \right)^{\Omega_1}}{K_2 R_3 \left( I_F \frac{1}{2} \right)^{\Omega_1}} \right)^{1/\Omega_2} \left( 1 + \frac{V_{IN}}{R_1 I_{CC_1}} \right)^{n_1/n_2} + I_{CC_2} \right] \right]$$

After zero adjustment, this transfer function reduces to:

$$V_{OUT} \approx R_4 I_{CC_2} \left[ (1+x) \cap -1 \right]$$
, where  $x = \frac{V_{tN}}{R_T I_{CC_1}}$ ,  $n = \frac{n_1}{n_2}$ 

The non linearities in the transfer function where  $n_1 \neq n_2$  can be written as shown below. For example, if  $|x| \leq .35$ , n = 1.05, then the linearity error is 1% of the desired signal.

$$\frac{\text{linearity error}}{\text{desired signal}} = \frac{(1+x)^n - n \times -1}{n \times n}$$




Figure 3. Servo Type DC Isolation Amplifier.

# Typical Performance for the Servo Linearized DC Amplifter:

1% linearity for 10V p-p dynamic range

Unity voltaga gain

25 kHz bandwidth (limited by U1, U2)

Gain drift: -.03%/°C Offset drlft: ±1 mV/°C

Common mode rejection; 46dB at 1 kHz

500V DC insulation (3000V If 2 single couplers are used)

### DIFFERENTIAL ISOLATION AMPLIFIER

The differential amplifier shown in Figure 4 operates on the principle that an operating region exists where a gain increment in one optocoupler can be approximately balanced by a gain decrement in the second optocoupler. As I<sub>F1</sub> increases due to changes in V<sub>IN</sub>, I<sub>F2</sub> decreases by an equal amount. If  $n_1 = n_2 = 2$ , then the gain increment caused by increases in I<sub>F1</sub> will be balanced by the gain decrement caused by dacreases in I<sub>F2</sub>. The constant current source biases each I<sub>F</sub> at 3mA quiescent current. R<sub>I</sub> and R<sub>2</sub> are designed so that I<sub>F</sub> varies over the ranga of 2mA to 4mA as V<sub>IN</sub> varies from -5V to +5V. R<sub>L</sub> and R<sub>2</sub> can be adjusted to accommodate any desired dynamic range. U<sub>3</sub> and U<sub>4</sub> are used as a differential current amplifiler:

 $R_3$ ,  $R_4$ ,  $R_3$  have been picked for an amplifier with a gain of 1 for a worst case spread of coupler current transfer ratios. The transfer function of the differential amplifier is:

$$\begin{aligned} &V_{0.UT} \approx R_{S} \left[ \left( \frac{K_{1}}{R_{4}} \frac{R_{3}}{A_{2}} \right) \left( \frac{I_{CC}}{2 I_{F,\frac{1}{4}}} \right)^{n_{1}} \left( 1 + \frac{V_{IN}}{R} \frac{V_{IN}}{I_{CC}} \right)^{n_{1}} - K_{2} \left( \frac{I_{CC}}{2 I_{F,\frac{1}{2}}} \right)^{n_{2}} \left( 1 - \frac{V_{IN}}{R} \frac{V_{IN}}{I_{CC}} \right)^{n_{2}} \right] \end{aligned}$$

Aftar zaro adjustment, this transfer function reduces to:

$$\begin{split} V_{OUT} &= R_{S} \; \text{K}' \Bigg[ \bigg( 1 + \frac{V_{IN}}{R} \frac{J_{IC}}{I_{CC}} \bigg)^{n_1} - \bigg( 1 - \frac{V_{IN}}{R} \frac{J_{CC}}{I_{CC}} \bigg)^{n_2} \Bigg], \\ \text{where } \text{K}' &= \frac{K_1}{R_4} \frac{R_3}{2} \left( \frac{I_{CC}}{2 \mid F_1} \right)^{n_1} = K_2 \left( \frac{I_{CC}}{2 \mid F_2} \right)^{n_2} \end{split}$$

The non linearities in the transfar function when  $n_1 \neq n_2 \neq 2$  can be written as shown below. For example, if  $|x| \leq .35$ ,  $n_1 = 1.9$ ,  $n_2 = 1.8$ , then the linearity error is 1.5% of the dasirad signal.

$$\frac{\text{linearity error}}{\text{desired signal}} = \frac{(1+x)^{n_1} - (1+x)^{n_2} - (n_1+n_2) x}{(n_1+n_2) x}, \text{ where } x = \frac{V_{IN}}{R} \frac{1}{I_{CC}}$$




Figure 4. Ditterential Type DC Isolation Amplitier.

# Typical Performance of the Differential Linearized DC Amplifier:

3% linearity for 10V p-p dynamic range Unity voltage gain 25 kHz bandwidth (limited by U<sub>1</sub>, U<sub>2</sub>, U<sub>3</sub>, U<sub>4</sub>) Gain drift; -,4%/°C Offset drift: ±4mV/°C Common mode rejection: 70dB at 1 kHz

## AC COUPLED AMPLIFIER

3000V DC insulation

In an AC circuit, since there is no requirement for a DC reference, a single optocoupler can be utilized by blasing the optocoupler in a region of constant incremental CTR ( $\partial_{13}/\partial_{15}$ ). An example of this type of circuit is shown in Figure 5. Q<sub>1</sub> is blased by R<sub>1</sub>, R<sub>2</sub> and R<sub>3</sub> for a collector quiascant current of 20mA. R<sub>1</sub> is selected so that I<sub>F</sub> varias from 15mA to 25mA for V<sub>1N</sub> of 1V p-p. Under these

NST SECOND SECON

Figure 5, Wide Bandwidth AC Isolation Amplitier.

operating conditions, the 5N136 operates in a ragion of almost constant incremental CTR, Linearity can be improved at the expense of signal-to-noise ratio by reducing  $I_{\rm F}$  excursions. This can be accomplished by increasing  $R_3$ , then adding a resistor from the collector of  $Q_1$  to ground to obtain the desired quiescent  $I_{\rm F}$  of 20mA.  $Q_2$  and  $Q_3$  form a cascade amplifier with feedback applied through  $R_4$  and  $R_6$ .  $R_6$  is selected as  $V_{\rm tet}/I_3$  with  $I_3$  selected to allow maximum excursions of  $V_{\rm OUI}$  without clipping.  $R_3$  providas DC bias to  $Q_3$ . Closed loop gain  $(\Delta V_{\rm OUT}/\Delta V_{\rm IN})$  can be adjusted with  $R_4$ . The transfer function of the amplifier is:

$$\frac{V_{OUT}}{V_{IN}} = \simeq \left(\frac{\delta I_D}{\delta I_F}\right) \left(\frac{1}{R_3}\right) \left(\frac{R_4}{R_6}\right)$$

# Typical Parlormance of the Wide Bandwidth AC Amplifier:

2% linearity over 1V p-p dynamic range Unity voltage gain 10 MHz bandwidth Gain drift: -.6%/° C Common mode rejection: 22dB at 1 MHz 3000V DC insulation

# DIGITAL ISOLATION TECHNIQUES

Digital conversion techniques can be used to transfer an analog signal between two isolated systems. With these techniques, the analog signal is converted into some digital form and transmitted through the optocoupler. This digital information is then converted back to the analog signal at the output. Since the optocoupler is used only as a switch, the overall circuit linearity is primarily dependent on the accuracy by which the analog signal can be converted into digital form and than back to the analog signal. However, the overall circuit bandwidth is limited by the propagation delays of the optocouplar.

APPLICATION

Figure 6 shows a pulse width modulated scheme to isolate an analog signal. The oscillator operates at a tixed frequency, t, and the monostable multivibrator varies the duty factor of the oscillator proportional to the input signal,  $V_{\rm IN}$ . The maximum trequency at which the oscillator can be operated is determined by the required linearity of the circuit and the propagation delay of the opto isolators:

$$\{t_{max} = t_{min}\}\$$
 (required linearity)  $\ge [t_{PLH} - t_{PHL}]$ 

At the output, the pulse width modulated signal is then converted back to the original analog signal. This can be

accomplished with an integrator circuit tollowed by a low pass filter or through some type of demodulator circuit that gives an output voltage proportional to the duty factor of the oscillator.

Figure 7 shows a voltage to frequency conversion scheme to isolate an analog signal. The voltage to frequency converter gives an output frequency proportional to V<sub>IX</sub>. The maximum frequency that can be transmitted through the optocoupler is approximately:

$$f_{\text{max}} \approx \frac{1}{t}$$
 , where  $t = t_{\text{PLH}}$  or  $t_{\text{PHL}},$  whichever is larger.




Figure 6. Pulse Width Modulation.





Figure 7. Voltage to Frequency Conversion.

At the output, the trequency is converted back into a voltage, The overall circuit linearity is dependent only on the linearity of the V-F and F-V converters.

Another scheme similar to voltage to frequency conversion is frequency modulation. A carrier frequency,  $t_{\rm o}$ , is modulated by  $\Delta t$  such that  $t_{\rm o} \pm \Delta f$  is proportional to  $V_{\rm IN}$ . Then at the output,  $V_{\rm OUT}$  is reconstructed with a phase locked loop or similar circuit,

One further scheme to Isolate an analog signal is to use A-D and D-A converters and transfer the binary or BCD Information through optocoupler. The information can be transmitted through the optocoupler in parallel or serial tormat depending on the outputs available from the A-D converter. If serial outputs are not available, the A-D outputs can be converted into serial form with a PISO shift register and transmitted through one high speed optocoupler. This scheme becomes economical especially where high resolution is required allowing several optocouplers to be replaced with one high speed optocoupler. Refer to HP Application Note 947 for further discussion of digital data transmission techniques.



# APPLICATION NOTE 964

# **Contrast Enhancement Techniques**

# Why Contrast Enhancement?

The most important attribute of any equipment utilizing a digital readout is the ability to clearly display information to an observer. A person viewing the display must be able to quickly and accurataly recognize the information being displayed by the instrument. The display, usually front panel mounted, must be visible without difficulty in the ambient light conditions where the instrument will be used.

Since most ambient light levels are sufficiently bright to Impair the visibility of an LED display it is necessary to employ certain techniques to develop a high viewing contrast between the display and its background. Since the quality of visibility is primarily subjective, it is not easily measured or treated by analytical means. Thus, human engineering plays a very important role in display applications. The best judge of the viewing esthetics of a display is the human eye. In short, is the final display design pleasing to the eye when viewed in the end use ambient?

This application note presents various criteria and techniques that a display designer should consider to obtain optimum contrast enhancement for red, yellow and green LED displays. A representative list of filter menufacturers and available filters is given at the end of this discussion.

# **Basic Concepts**

The objectiva of contrast enhancement is to maximize the contrast between display "On" and display "Off" conditions. This is accomplished by (1) reducing to a minimum the reflected ambient light from the face of the display and (2) allowing a maximum of the display's emitted light to reach the eye of a viewer. The goal is to achieve a maximum contrast between "On" segments and "Off" segments as well as a maximum contrast between "Off" segments and display package and background.

Let us begin by defining the following basic terms: Contrast Ratio, CR, may be defined as follows:

Contrast Improvement Ratio, CIR, may be defined as follows:

CIR = CR (With Filter)
CR (Without Filter)

It is desirable to have as high a CR as possible. One is able to measure the improvement in contrast enhancement by the CtR.

Contrast Ratio is usually applied to the face of a display as a whole. However, with stretched segment displays, such as Hewlett-Packard's 5082-7750 and 5082-7760 displays, it is difficult to achieve a high value of segment on/off contrast while effectively concealing the display package from view. For example, a display with a black package is essily concealed from view, however, tha "Off" segments will be visible. This is due to the difference in raflactivity between the "Off" segments and the black package.

A reduction in the reflectivity difference between the "Off" segments and the package of a stretched segment display may be obtained by adding a small amount of dye to color tint the segments, and the display package may be colored to match the off segment color. With the addition of an appropriate optical filter placed in front of the display, the "Off" segments tend to be indistinguishable from the background. The trade-off is that a colored package is more visible than a black package. Because of this trade-off a designer has to decide which is more important, concealing "Off" segments or concealing the display package. Since the usual choice is to conceal "Off" segments, Hewlett-Packard is using this colored package technique on its 5082-7600 serias High-Efficiency Red, Yellow and Green Stretched Segment Displeys.

Contrast enhancement under artificial lighting conditions mey be accomplished by use of selected wavelength optical filters. Under bright sunlight conditions contrast enhancement becomes more difficult and requires additional techniques such as the use of louvered filters combined with shading of the display. The effect of a wavelength optical filter is illustrated in Figure 1. Tha filtered portion of the display can be easily read while the "Off" segments are not apparent. By comparison, reading the unfiltered portion of the display is difficult.



Figure 1. Effect of wavelength optical filter on LED display.

# Eye Response, Peak Wavelength and Dominant Wavelength

The 1931 CIE (Commission Internationale De L'Eclairage) standard observer curve, also known as the photopic curve, is shown in Figure 2. This curve represents the eye response of a standard observer to various wavelengths of light, The vivid color ranges are also identified in Figure 2. The photopic curve peaks at 655 nanometers (nm) in the yellowish-green region. This peak corresponds to 680 lumens of luminous flux (lm) per wett of radiated power (W).

Two wavelengths of the LED emission are important to a user of LED displeys; Peak Wavelength end Dominent Wavelength. Peak Wavelength  $(\lambda_p)$  is the wavelength of the peak of the radiated spectrum. The peak wavelength mey be used to estimate the approximate amount of display emitted light that is passed by an optical filter. For example, if an optical filter has a relative transmission of 40% at a given  $\lambda_p$ , then approximately 40% of the display emitted light at the peak wavelength will pass through the filter to the viewer while 60% will be absorbed. This gives a designer an initial estimate of the amount of loss of display emitted light he should expect.

Dominent Wavelength  $(\lambda_d)$  is used to define the color of an LED display. Since an LED approximates e monochromatic light source, the dominant wevelength of an LED may be defined as the single wavelength which is perceived by the eye to match the complete radiated spectrum of the device. As an example, the dominant wevelength of Hewlett-Packard's "Yellow" Display, which has a peak wavelength of 583 nm, is 585 nm. As shown in Figure 2, the actual color corresponding to  $\lambda_d=585$  nm is yellowish-orange. Therefore, an optimum wavelength filter will be one that is yellowish-orange (or amber) in color.

Both peak wevelength and dominant wavelength are listed in the electrical-optical characteristics on the data sheets for Helwett-Packard's LED display and lamp products.




Figure 2. CIE Standard observer eya rasponse curva (photopic curva), including CIE vivid color ranges.

### Filter Transmittance

The relative transmittance of an optical filter with respect to wavelength is:

$$T(\lambda) = \frac{\text{Luminous Flux with Filter at Wavelength } \lambda}{\text{Luminous Elux without Filter at Wavelength } \lambda}$$

Most manufacturers of wavelength filters for use with LED displeys provide relative transmittance curves for their products. Sample transmittance curves era presented in Figures 3, 4, 5 and 6. These curves represent approximate filter cheracteristics which may be used in various ambient light levels. The total transmittence curve shape and wavelength cut-off points have been chosen in direct relationship to the LED radiated spectrum. Each filter curve has been empirically determined and is similar to commercially available products. The higher the ambient light[1], the more optically dense the filter must be to absorb reflected light from the face of the display. Because the display emitted light is also strongly absorbed, the displey must be driven at a high averege current to be reedily visible. For dim ambient light. the filter may have a high value of transmittance as the ambient light will be at levels much less than display emitted light. The display can now be driven et a low average current.

Listed on each filter transmittance curve (Figures 3, 4, 5 and 6) are empirically selected ranges of relative transmittance values at the peak wevelength which may give satisfactory filtering. For example, a filter to be used with e yellow display in moderate ambient lighting could have a transmittance velue at the peak wavelength  $[T(\lambda_p)]$  between 0.15 and 0.30. The filter wavelength curoff should occur between 530 and 550 nm for best results.

When selecting a filter, the transmittance curve shape, attenuation at the peak wavelength and wavelength cut-off should be carefully considered in relationship to the LED radiated spectrum and embient light level so as to obtain optimum contrast enhancement.

[1] DIM embients are in the renge of 3 to 20 footcandles (32 to 215 lux), moderate ambients are in the range of 20 to 100 footcandles (216 to 1076 lux), and bright emblents are in the range of 100 to 500 footcandles (1076 to 5382 lux). Footcandle  $= (\text{Im}/\text{ft}^2)$  and lux  $= (\text{Im}/\text{m}^3)$ .




Figure 3. Typical transmittance curve for filters to be used with HP standard GaAsP sed displays.

361




Figure 4. Typical transmittance curves for filters to be used with HP high-afficiency red displays.




Figure 5. Typical transmittance curves for filters to be used with HP yellow displays.

# Wavelength Filtering

The application of wavelength filters as described in the previous section is the most widely used method of contrast enhancement under ertificial lighting conditions. Wavelength filters are very effective in artificial lighting. However, they are not very effective in daylight due to the high level ambient light. Filtering in daylight conditions is best achieved by using louvered filters (discussed in a later section).

Figures 7, 8, 9 and 10 show the relationship between artificial lighting and the spectra of LED displays, both unfiltered and filtered. Figures 7a through 10a show the relationship between the various LED spectra and the spectra of daylight flourescent and incandescent light. The photometric spectrum (shaded curve) is obtained by multiplying the LED radiated spectrum  $[f(\lambda)]$  by the photopic curve




Figure 5, Typical transmittance curves for filters to be used with HP grean displays.

[y(\lambda)]. Thus, photometric spectrum = f(\lambda)\daggery(\lambda)\da

Fraction of Available
Light from Filtered Display 
$$\frac{\int f(\lambda) \cdot y(\lambda) \cdot T(\lambda) \cdot d\lambda}{\int f(\lambda) \cdot y(\lambda) \cdot d\lambda}$$

In addition to attenuating a portion of the light emitted by the display, a filter also shifts the dominant wavelength, thus causing a shift in the perceived color. For a given display spectrum, the color shift depends on the cut-off wavelength and shape of the filter transmittance charecteristic. A choice among available filters must be made on the basis of which filter and LED combination is most pleasing to the eye. A designer must experiment with each filter as he cennot tell by transmittance curves alone. The filter spectre presented in Figures 3, 4, 5 and 6 are suggested starting points. Filters with similar characteristics are commercially available.

Filtering Red Displays ( $\lambda p = 655 \text{ nm}$ ) Filtering out reflected ambient light from red displays is easily accomplished with a long wavelength pess filter having a sharp cut-off in the 600 nm to 625 nm range (see Figures 3 and 7b). Under bright flourescent light, a red filter is very effective due to the low concentration of red in the flourescent spectrum. The spectrum of incandescent light conteins a large amount of red, and therefore, it is difficult to filter red displays effectively in bright incandescent light.

Filtering High-Efficiency Red Displays ( $\lambda p \approx 635 \text{ nm}$ ) The use of ellong wavelength pass filter with a cut-off in the 570 nm to 590 nm range gives essentially the same results as is obtained when filtering red displays (see Figures 4 and 8b). The resulting color is a rich reddish-orange.

Filtering Yellow Displeys ( $\lambda p=583~\mathrm{nm}$ ) The peak wevelength of a yellow LED display is in the region of the




Figure 7A. Relative relationship between standard GeAsP red LED displey spectrum, photopic curve and artificial lighting.




Figure 78. Effect of a long pass wavelength filter on red LED displays.




Figure 8A. Relative relationship between high-efficiency red LED display, photopic curve and artificial lighting.




Figure 8B. Effect of a long pass wavelength filter on highefficiency and LEO displays,




Figure 9A. Relative relationship between yellow LED displays, photopic curve and entificial lighting.






Figure 9B. Effect of a long pass wavelength filter on yellow LED displays.








Figure 10B. Effect of a bandpass wevelength filter on grean LED displays.

photopic curve where the eye is most sensitive (see Figure 9a). Also, there is a high concentration of yellow in the spectrum of flourescent light and a lesser amount of yellow in incandescent light. Therefore, filters that are more optically dense than red filters at the peak wavelength are required to filter yellow displays. The most effective filters are the dark yellowish-orange (or dark amber) filters as shown in Figure 5. The use of a low trensmittance yellowish-orange filter, as shown in Figure 9b, results in a similar color to that of a gas discharge display. Pure yellow filters provide very little contrast enhancement.

Filtering Green Displays [Ap = 565 nm] The peak wavelength of a green LED display is only 10 nm from the peak of the eye response curve (see Figure 10a). Therefore, it is very difficult to effectively filter green displays. A long wavelength pass filter, such as is used for red and yellow displays, is no longer effective. An effective filter is obtained by combining the dye of a short wevelength pass filter with the dye of a long wavelength pass filter, thus forming a bandpass yellow-green filter which peaks at 565 nm as shown in Figure 6. Pure green filters peak at 520 nm and drop off repldly in the 550 nm to 570 nm range and are not recommended. The best possible filters for green LED displays are those which are yellow-green bandpass, peaking at 565 nm and dropping off rapidly between 575 nm and 590 nm. As shown in Figure 10b, this filter passes wavelengths 550 to 570 while sharply reducing the longer wavelengths in the yellow region. To effectively filter green LED displays in flourescent light would require the use of a filter with a low transmittance value at the peak wavelength. This is due to the high concentration of green in the flourescent spectrum. It is easier to filter green displays in bright incendescent light due to the low concentration of green in the incandescent spectrum, see Figure 10a.

Three manufacturers of wevelength filters are Panelgraphic Corporation (Chromafilter®), SGL Homalite and Rohm & Haas Company (Plexiglas). The LED filters produced by these manufacturers are useable with all of Hewlett-Packerd's display and lamp products. Table 2 lists some of the filter manufacturers and where to go for further information. Table 3 lists some specific wavelength filter products with recommended applications.

# Louvered Filters

Louvered filters are very effective in reducing the amount of bright artificial light or daylight reflected from the face of e display, without a substantial reduction in display emitted light. The construction of a louvered filter is diagrammed in Figure 11. Inside a plastic sheet are thin parallel louvers which may be oriented at a specific angle with respect to the surface normal. The zero degree louvered filter has the louvers perpendicular to the filter surface.

The operation of a louvered filter is similar to a venetian blind as shown in Figure 12. Light from the LED display passes between the parallel louvers to the viewer. Off-axis ambient light is blocked by the louvers end therefore is not able to reach the face of the display to be reflected back to the viewer. This results in a very high contrast ratio with minimal loss of display emitted light at the On-axis viewing angle. The trade-off is a restricted viewing angle. For example, the zero degree louvered filter shown in Figure 11 has a horizontal viewing angle of 180°; however, the vertical viewing included angle is 60°. The louver espect ratio (louver depth/distance between louvers) determines viewing angle. A list of louver option possibilities is given in Table 1.

Some applications require a louver orientation other than zero degrees. For example, an 18 degree louvered filter may be used on the sloping top surface of a point of sale terminal. A second, is the use of a 45 degree louvered filter on overhead instrumentation to block out ambient light from ceiling mounted lighting fixtures.

Louvered filters are effective filters for enhancing the viewing of LED displays installed in equipment operating under daylight ambient conditions. In bright sunlight, the most effective filter is the crosshatch louvered filter. This is essentially two zero degree neutral density louvered filters oriented et 90 degrees to each other. Red, yellow and green digits may be mounted side by side in the seme displey. Using only the crosshatch filter, all digits will be clearly visible end easily read in bright sunlight as long as the sunlight is not parellel to the viewing exis. The trade-off is restricted vertical and horizontal viewing. The effective viewing cone is an included angle of 40° degrees (for a filter aspect ratio of 2.75:1).




Figure 11. Construction characteristics of 0° neutral density louvered filter.




Figura 12, Operation of a fouvered filter.

Neutral density louvered filters are effective by themselves in most bright ambient lighting conditions without the ald of a secondary wavelength filter. However, colored louvered filters may be used for additional wavelength filtering at the expense of display emitted light.

3M Company, Light Control Divison, manufactures louvered filters for LED displays. Their product trade name is "Light Control Film", which is useable with all of Hewlett-Packard's LED display and lamp products.

### Circular Polarizing Filters

Circular Polarizing Filters are effective when used with LED displays that have specular reflecting front surfaces. Spec-

ular reflecting surfaces reflect light without scattering. Displays that have polished glass or plastic facial surfaces belong to this category. Circular Polarizing Filters are effective when used with Hewlett-Packard's 5082-7010, -7100 and -7300 series displays.

The operation of a circular polarizer may be described as follows. As shown in Figure 13, the filter consists of a laminate of a linear polarizer and a quarter wave plate. A quarter wave plate has its optical axis parallel to the flat surface of the polarizer and is oriented at 45° to the linear polarization axis. Non-polarized light is first linearly polarized by the linear polarizer. The linearly polarized light has x and y components with respect to the guarter wave plate.




Figure 13. The operation of a circular polarizer.

As the light passes through the quarter wave plate, the x and y components emerge 90° out of phase with each other. The polarized light now has x and y forming e helical pattern with respect to the optical path, end is termed circular polarized light. As this circular polerized light is reflected by the specular reflecting surface, the circular polarization is reversed. When the light passes back through the quarter wave plate it becomes linearly polarized at 90° to the linear polarizer. Thus reflected ambient light is blocked.

The advantage of a circular polarizer is thet reflected ambient light is reduced more than 95%. However, the trade-off is that display emitted light passing through the circular polarizer is reduced by approximately 65% at the peak wavelength. This then necessitates an increased drive current for the display, more than that required for a wavelength filter.

Circular polarizars are normally colored to obtain additional selected wavelength filtering. One Caution: outdoor applications will require the use of an ultraviolet, uv, filter in front of the circular polerizer. Prolonged exposure to ultraviolet light will destroy the filter's polarizing properties.

Polaroid Corporation manufactures circular polarizing filters in the United States, In Europe, E. Këseman of West Germany produces high quality circular polarizers.

# Anti-Reflection Filters, Mounting Bezels and Other Suggestions

Anti-reflection filters: A filtered display still may not be readable by an observer if glara is present on the filter surfece. Glare can be reduced by the addition of an anti-reflection surface as part of the filter. Both sections of the display shown in Figure 14 are filtered. The left hand filter has an anti-reflection surface while the right hand filter does not.

An anti-reflection surface is a met, or textured, finish or coeting which diffuses incident light. The trade-off is that both incident ambient and displey emitted light are diffused. It is therefore desirable to mount the filter as close to the display as possible to prevent the display image from appearing fuzzy.

Panelgraphic Chromafilters<sup>®</sup> come standard with an antireflection coating. SGL Homalite offers two grades of a molded enti-reflection surface. 3M Company and Polarold also offer anti-reflection surface options. Optical coating companies will apply anti-raflection coating for specialized applications, though this is usually an expensive process. Three companies of many which do commercial filter coating are: Optical Coating Labs, Inc., Santa Rose, California; Optics Technology, Inc., Redwood City, California; Valpey Corporation, Holliston, Massachusetts.

Mounting bezels: It is wise to take into account the added appearance of a front panel that has the display set off by a bezel. A bezel of black plastic, satin chrome or brushed aluminum, as examples, will accent the display and attract the eye of the viewer. The best effect can be achieved by a custom bezel. Commercial black plastic bezels for digits up to .3 inch (7.62 mm) tall are available, see Table 2.

Other suggestions: When designing the mounting configuration of a display, consider recessing the display and filter 0.25 inch (6.35 mm) to 0.5 inch (12.7 mm) to add some shading effect. If a double sided printed circuit board is used, keep traces away from the normal viewing area or cover the top surface traces with a dark coating so they can not be seen. Mount the display panel in such a manner as to be easily removed if service should become necessary. If possible, mount current limiting resistors on a separata board to reduce the ambient temperature in the vicinity of the displays.



Figure 14. Effect of anti-reflection surface on an optical filter.

Manufacturar	Product
Paneigrephic Corporation 10 Handarson Oriva West Caldwell, New Jersey 07006 Phona: {201} 227-1500	Chromafilter® — Wave- length filters with anti-rellective coating: Red, Yellow, Green
SGL Homalite 11 Brooksida Orive Wilmington, Delawara 19804 Phone: (302) 652-3686	Wavalangth filters; two optional anti-reflective surfaces; three plastic grades; Red, Yallow, Green
3M - Company Visual Products Division 3M Center, Bidg. 235-2E Seint Paul, Minnesota 551 01 Phone: (612) 733-5747	3M - Biend Light control film; louveied filters
Glerecheg, Ltd. 1-4 Christine St. London EC2A 4PA England Phone: (44) 1-739-8964	Spectrafilter
Rohm end Hees Independanca Mell West Philadelphia, Pannsylvania 19105 Phone: (215) 592-3000	Plexiglass; sheet and molding powder; wavelength filters, sold as Grogles in Europe
Poles oid Corporetion Poles Izer Division 549 Technology Squere Cambridge, Massechusetts 02139 Phone: (617) B64-6000	Circutar polarizing filters
E, Käsemenn GmbH D 8203 Oberaudori West Germany Phone: (08033) 342	Circular polarizing filters
Noibex Division Griffith Plestics Corporation 1027 California Drive Burlingame, California 94010 Phone: (415) 344-7691	OIGIBEZEL®; Plastic bezels for LED dis- plays
Industrial Electronic Engineers, Inc. 7720-40 Lemona Avanue Ven Nuys, Californie 91405 Phone: (213) 787-0311	Plastic bazels for ,30 inch (7,62mm) tell LED displays
Rochester Digital Displays, Inc. 120 North Mein Street Feliport, New York 14450 Phone: (718) 223-6855	Complete mounting kit for H,P, 5082-7300, -7700 and -7600 displays,

Table 3. Specific Wavelength Fliter Products

Filter Product	Type of LEO Display	Ambient Lighting
	efilter® With Anti-Reflect	tion
Ruby Red B0	Standard Red	Moderate
Derk Red 63	40.1 647.1 0.1	Bright
Scarlet Red 65	High-Efficiency Red	Moderate Moderate
Yellow 27	Yellow	Moderate
Green 48	Green	
Gray 10	All Colors	Sunlight
SGL Homelite, Gre		
H100-1605	Standerd Red	Moderate
H100-1670	High-Efficiency Red	Moderate
HI 00-1726 H100-1720	Yellow	Oim Moderete
H100-1440 H100-1425	Green	Dim Moderete
H100-1268 Grey	All Colors	Sunlight
Plandalas 2422		
Plexigles 2423 Oregles 2444 3M Company — VII Louvared Filters	Standard Red	Moderate
Orogles 2444 3M Company — VI		Moderate  Indirect Sunlight
Orogies 2444 3M Company — VII Louvared Filters R6510	suel Products Division	
Orogles 2444 3M Company — VI Louvared Filters R6510	suel Products Division Standard Red	Indirect Sunlight
Orogies 2444 3M Company — VI Louvered Filters R6510 R6310 A5910	suel Products Division Standard Red High-Efficiency Red	Indirect Sunlight
Orogles 2444 3M Company — VI Louvared Filters R6510	Standard Red High-Efficiency Red Yallow	Indirect Sunlight Indirect Sunlight Indirect Sunlight
Orogies 2444 3M Company — VI Louvered Filters R6510 R6310 A5910 G5610 N0220	Standard Red High-Efficiency Red Yallow Green	Indirect Sunlight Indirect Sunlight Indirect Sunlight Indirect Sunlight
Orogies 2444 3M Company — VI Louvared Filters R6510 R6310 A5910 G5610 N0220 25% N.D. Gray	Standard Red High-Efficiency Red Yellow Green All Colors	Indirect Sunlight Indirect Sunlight Indirect Sunlight Indirect Sunlight Sunlight
Orogies 2444 3M Company — VI Louvared Filters R6510 R6310 A5910 G5610 N0220 25% N.D. Gray	Standerd Red High-Efficiency Red Yallow Green All Colors Anti-Reflective nt Mette Front Surface Fin	Indirect Sunlight Indirect Sunlight Indirect Sunlight Indirect Sunlight Sunlight
Orogies 2444 3M Company — VII Louvered Filters R6510 R6310 A5910 G5610 N0220 25% N.D. Gray Mette or Very Light	Standerd Red High-Efficiency Red Yallow Green All Colors Anti-Reflective nt Mette Front Surface Fin	Indirect Sunlight Indirect Sunlight Indirect Sunlight Indirect Sunlight Sunlight
Orogies 2444 3M Company — VI Louvared Filters R6510 R6310 A5910 G5610 N0220 25% N.O. Gray Matte or Vary Light Gleniched Spactral	Standard Red High-Efficiency Red Yallow Green All Colors Anti-Reflective nt Matte Front Surface Fin	Indirect Sunlight Indirect Sunlight Indirect Sunlight Indirect Sunlight Sunlight
Orogies 2444 3M Company — VI Louvared Filters R6510 R6310 A5910 G5610 N0220 25% N.D. Gray Matte or Very Light Glemcheq Spectrat 110 118	Standard Red High-Efficiency Red Yellow Green All Colors Anti-Reflective nt Matta Front Surface Fin	Indirect Sunlight Indirect Sunlight Indirect Sunlight Indirect Sunlight Sunlight Sunlight Moderate Moderate
Orogies 2444 3M Company — VI Louvered Filters R6510 R6310 A5910 G5610 N0220 25% N.D. Gray Mette or Very Light Glemcheq Spectrat 110 11B 112	Standard Red High-Efficiency Red Yallow Green All Colors Anti-Reflective nt Mette Front Surface Fin Filter High-Efficiency Red Standard Red	Indirect Sunlight Indirect Sunlight Indirect Sunlight Indirect Sunlight Sunlight Sunlight Moderate Bright

### REFERENCES

Gunta: Wyszecki and W.S. Stiles; Color Science Concepts and Methods, Duantitative Date and Formulas; John Wiley & Sons; New York; 1967.


Fred W. Billmayer, Jr., and Max Saltzman; Principles of Color Technology; Interscience Publishers, Division of John Wiley & Sons; New York; 1966.

J. Pucllowski, R. Schumen, and J. Velasquaz; Contrest Enhancement of Light Emitting Dioda Displays; Applied Optics, Volume 13, Number 10, October 1974; pp 2248-7252.

J.M. Relston; Filter Considerations for Light Emitting Diode Displays; Proceeding of the SID; 3rd Quarter 1973; Volume 1413; pp 61-88.

M.R. Allyn, R.W. Dixon, end R.Z. Bechrech; Visibility of Rad end Green Electroluminescent Olodes for Color Anomalous Observers; Applied Optics, Volume 11, Number 11, November 1972; pp 2450-

Application Note 945; Photometry of Red LED's; Hewlett-Packard; October 1973.



# **APPLICATION NOTE 966**

# Applications of the HP HDSP-2000 Alphanumeric Display

This note is intented to serve as a design and application guide for users of the HP HDSP-2000 alphanumeric display device. The information presented will cover; the lheory of the device design and operation; considerations for specific circuit designs; thermal management, power derating, and heal sinking; and intensity modulation techniques.

The HP HDSP-2000 device has been designed to provide a high resolution information display subsystem. Each character of the 4 character package consists of a 5x7 array of LEDs which can display a full range of alphabetic and numeric characters plus punctuation, mathematical and other special symbols.

Each character is 3.8mm high by 2.2mm wide with 4.5mm center to center spacing. The overall package size is designed to allow end stacking of multiple clusters to form character strings of any desired length.

### **ELECTRICAL DESCRIPTION**

The on-board electronics of the HP HDSP-2000 display will eliminate some of the classical difficulties associated with the use of alphanumeric displays. Tradifionally, single digit LED dof matrix displays have been organized in an x-y addressable array requiring 12 interconnect pins per digif plus extensive row and column drive support electronics. The HP HDSP-2000 provides on-board storage of decoded row data plus constant current sinking row drivers for each of the 28 rows in the 4 character display. This approach allows the user to address each display package through just 11 active interconnections vs. the 176 interconnections and 36 components required to ellect a similar function using conventional LED matrices.

Figure 1 is a block diagram of the internal circuitry of the

HP HDSP-2000 display. The device consists of four LED matrices and two 14-bit serial-in-parallel-out shift registers. The LED matrix for each characteris a 5x7 dlode array organized with the anodes of each column fied in common and the cathodes of each row tied in common. The 7 row cathode commons of each character are fied to the constant current sinking outputs of 7 successive stages of the shift register. The like columns of the 4 characters are tied together and brought to a single address pin (i.e., column 1 of all 4 characters is tied to pin 1, etc.). In this way, any diode in the four 5x7 matrices may be addressed by shiffing data to the appropriate shift register location and applying a voltage to the appropriate column.

The serial-in-parallel-out (SIPO) shift register has a constant current sinking output associated with each shift register stage. The output stage is a current mirror design with a nominal current gain of 10. The current fo the reference dlode is established from the output voltage of the brightness input butier applied across the current reference resistors. R. The reference current flow is controlled by a switching transistor tied to the output of the associated shift register stage. A logical 1 loaded into the shiff register will furn the current source "ON" thereby sloking current from the row line. A voltage applied to the appropriate column input will then turn "ON" the desired diode.

Dafa is loaded serially into the shift register on the high to low transition of the clock line. The data output ferminal is a TTL butter interface to the 28th bit of the shift register (i.e., the 7th row of character 4in each package). The Data Output is arranged to directly interconnect to the Dafa Input on a succeeding 4 digit HP HDSP-2000 display package. The Data, Clock and V<sub>B</sub> inputs are all bullered to allow direct interface to any TTL or DTL logic family.



Figure 1, Block Diagram of the HDSP-2000.

# THEORY OF OPERATION

Dot matrix aplhanumeric display systems generally have a logical organization which prescribes that any character be generated as a combination of several subsets of data. In a 5x7 matrix, this could be either 5 subsets of 7 bits each or 7 subsets of 5 bits each. This technique is utilized to reduce from 35 to 5 or 7 the number of outputs required from the character generator. In order to display a complete character, these subsets of data are Then presented sequentially to the appropriate locations of tha display matrix. If this process is repeated at a rate which Insures that each of the appropriate matrix locations is reenergized, a minimum of 100 times per second, the eye will perceive a continuous image of the entire character. The apparent intensity of each of the display elements will be equal to the intensity of that element during the "ON" period multiplied by the retio of "ON" time to retresh period. This ratio is referred to es the display duty factor, and the technique is raterred to as "strobing". In the case of the HP HDSP-2000, each character is made up of 5 subsets of 7 bits. For a four character display, 28 bils representing the tirst subsat of each of the four characters are loaded serially into the on-board SIPO shift ragister and the first column is then energized for a period of tima. T. This process is then repeated for columns 2 through 5. If the time required to load the 28 bits into the SIPO shift register is t, then the duty factor is:

D.F. = 
$$\frac{T}{5(t+T)}$$
; (1)

the term 5(t+T) is then the refresh period. For a satisfactory display, the refresh period should be:

$$1/[5(t+T)] \ge 100 \text{ Hz}$$
 (2)

or conversely

$$5(I+T) \leqslant 10 \text{ msec}, \tag{3}$$

which gives

$$(t+T) \le 2$$
 msec. (4)

Two milliseconds then is the maximum time period which should be allowed for loading end display of each cotumn location. For t≪T, the duty factor will epproach 20%. The number of digits which can be addressed in a single string is then dependant upon the minimum acceptable duty factor and the choice of clock rate. For instance, at 1 MHz clock rate, a 100 character siring of 25 packages could be operated at a duty factor of

D.F. = 
$$\frac{(T+t) - (\text{No. of bils to be loaded}) \times (1/1 \text{ MHz})}{5(T+t)}$$
  
=  $\frac{(2 \text{ msec}) - (700) (1 \mu \text{sec})}{5 \times 2 \text{ msec}} = 13\%$ 

For most applications, a duty factor of 10% or greater will provide more than satisfactory display intensity. In brightly illuminated ambient environments, a higher duly factor may be desirable whereas, in dim ambient situations, the dufy factor may have to be reduced in order to provide a display with satisfactory contrast.

### **DRIVE CIRCUIT CONCEPTS**

A practical display system utilizing the HP HDSP-2000 display requires inferfacing with a character generator and refresh memory. A block diagram of such a display system is depicted in Figure 2. In explanation, assume that this system is for a four character display. Therefore, the 1/N counter becomes a 1/4 counter where N is equal to the number of characters in the string. The refresh memory is ufilized to store the information to be displayed. Information can be coded in any one of several different standard dafa codes, such as ASCII or EBDIC, or the code and the display for loan be customized through the use of a custom coded ROM. The only regulrement is the output dala be generated as 5 subsels of 7 bits each. The character generafor receives data from the relresh memory and outputs 7 display data bits corresponding to the character and the column select data input. This dafa is converted to serial format in the parallel to serial shift register for clocking into the HP HDSP-2000 display shift register, in the typical system, the right most character to be displayed is selected first and the data corresponding to the ON and OFF display elements in the fist column is clocked into the first 7 shift register locations of the HP HDSP-2000. In a similar manner, column 1 data for characters 3, 2, and 1 is selected by the 1/N counter. decoded and shifted into the display shill register. After 28 clock counts, data for each character is located in the HP HDSP-2000 shift register locations which are associated, with the 7 rows of the appropriate LED matrix. The 1/N counter overflows, triggering the display time counter, enabling the output of the 1/5 column select decoder and disabling the clock input to the HP HDSP-2000. The Information now present in the shift registers will be displayed for a period. T. af the column 1 location. Af the end of the display period, T, the divide by 5 counter which provides column select data for both the HP HDSP-2000 and the character generator is incremented one count and column 2 dafa is then loaded and displayed in the same manner as column 1. This process is repeated for each of the 5 columns which comprise the 5 subsets of data necessary to display the desired characters. After the tifth count, the 1/5 decoder automatically resels to one and the sequence is repeated. The only changes required to exfend this Interface to character strings of more than 4 digits are to increase the size of the refresh memory and to change the divide by four counter to a modulus equal to the number of digits in the desired string.

Since data is loaded for all of the like columns in the display string and these columns are then enabled simultaneously, only five column switch transistors are required regardless of the number of characters in the string. The column switch transistors should be selected to handle approximately 110mA per character in the display string. The collector emilter saturation voltage characteristics and column voltage supply should be chosen to provide a  $2.6V \leqslant V_{\rm COL} \leqslant V_{\rm CCL}$ . To save on power




Figure 2, Block Diagram of a Basic Display System.




Figure 3, 16 Character CMOS Logic Interface to the HP HDSP-2000.

supply costs and improve efficiency, this supply may be a full-weve rectified unregulated DC voltage as long as the PEAK value does not exceed the value of  $V_{\rm CC}$  and the minimum value does not drop below 2.5 volts.

Since large current trensients can occur if a column line is enabled during data shifting operations, the most satisfactory operation will be achieved if the column current is switched off before clocking begins, I<sub>CC</sub> will be reduced by about 10-15% if the clock is held in the logical 1 stete during the display period, T.

# INTERFACE CIRCUITS FOR THE HP HDSP-2000

There are many possible prectical techniques for interfacing to the HP HDSP-2000 alphanumeric display. Three basic approaches will be treated here.

### Instrumentation Interfece Circuit

The circuit shown in Floure 3 is for a 16 character displey end is designed to function primarily as a readout for general instrumentation systems. CMOS logic circultry is utilized in this design, however, it should be a simple exercise to substitute TTL functions if CMOS is not desired. In this circuit, a CD4022 and CD4520 ere combined to perform the functions of the divide by 7. divide by 16 (1/N) and display time counters as depicted in Figure 2. The timing diagram, Figure 4, demonstrates the reletionship of the various critical outputs end inputs. The CD4022 ectuelly ects here as a divide by 8 counter with the first count used to latch data into the parallel-in-seriel-out (PISO) shift register and the other 7 counts shifting deteout of the PISO and into the HP HDSP-2000. The CD4520 is e duel 4 bit counter wired as an 8 bit binary ripple counter. The NAND gete, U1, establishes the ratio of loading time to display time. In this case, loading will occur once in every 8 x 27 clock counts for a period of 8 x 24 clock counts. Duty fector is then from (1)

D.F. = 
$$\frac{(8 \times 2^7) - (8 \times 2^4)}{5 (8 \times 2^7)} = 17.5\%$$

and the refresh period is

where  $\tau = \operatorname{clock}$  period.

The four least significant bits of the CD4520 counter are used to continually address the CD4036 refresh memory. Data can be written into the desired memory address by strobing the WRITE ENABLE line when the appropriate memory address appears on the WRITE ADDRESS lines. This function can occur simultaneously with a read from memory.

Two counters, a CD4029 and e CD4022, ere used for the column data generator and the column select decoder. respectively. Note that the Signetics 2516 cherecter generator requires column select Inputs of binary codes 1 to 5 Instead of binary 0 to 4. For this reeson, the CD4029 is preset to e binary 1 by the seme pulse which is used to resef the CD4022 column select decoder. To minimize icc. the V<sub>B</sub> terminal is held low during date load operations. turning "OFF" the current mirror reference current. The column current switch is a PNP Derlington fransistor. driven from a buffered NAND gate. The 1N4720 serves to reduce the column voltage by epproximately 1 volt. thereby reducing on board power dissipation in the HP HDSP-2000 devices. Due to maximum clock rate limitations of the CMOS logic, clock input should not exceed 1 MHz

# 32 Character Keyboard Inferface Circuit

The circuit shown in Figure 5 will directly Interfece the HP HDSP-2000 display to most standard keyboards. Interfac-




Figure 4. Timing Diagram for Display Interface.

ing to a keyboard without a "smart" system to generate some of the special functions required can result in some unique problems which must be considered. This system provides the following special features:

- Provides a cursor to indicate the position in the line of the next character to be entered.
- . Blanks all data to the right of the cursor in the display.
- Provides for axternal display blanking and intensity control.
- Implements "Return" and "Backspace" functions.

The timing and data scan portions of this circuit are similar to those of the circuit shown in Figure 3 and will not be reviewed in detail. These portions of the circuit are enclosed in the dashed line. The major addition to the circuit which allows simple implementation of the special functions is a position counter and comparator. The position counter is an up-down counter which is preset to n-1 (n = number of characters in the display string) by "RETURN". The counter is decremented for each keystroke representing a valid display character and Incremented for a "BACKSPACE" input code, A Fairchild 9324 five bit comparator compares the position counter output to the memory scan address. The memory scan begins at zaro and represents the data for the right most (32nd) character in the display. The position count is indicative of the number of character keystrokes which have decremented the position counter from 31. The comparator senses two conditions of the relative values of the two counters. For memory scan equal to position count, the A=B output of the comparator will be a logical "1". For all other conditions of the two counters, A=B is a logical "0". This signal is inverted and is used to gate data from the PISQ via U1 into the HP HDSP-2000. For the condition A=B, the gating input is a logical "0" and the output of NAND gate Uz is therefora held at a logical "1". This will cause all of the diodes associated with the character position A=B to be Illuminated, thus forming the "cursor". The second condition which is sensed by the comparator is for a memory scan count less than position count, (A>B). This condition represents all character data to the right of the cursor and results in a logical "1" at the "A>B" output of the comparator. It is normally desirable for these characters to blank, hance a logical "0" ehould be loaded into the corresponding HP HDSP-2000 shift register locations. This is implemented by inverting the "A>B" output and applying the resulting signal to one input of NAND gate, U1. For "A>B" at a logical "1", the output of U1 will be a logical "1". This signal will then be Inverted by U2, causing logical "0" data to be loaded into the HP HDSP-2000 shift register for all characters to the right of the cursor. For "A=B" and "A<B", U1 will pass inverted data from the PISO to U2. These comparator signals are also used to control the loading of data into the proper rafresh memory location. Keyboard data is initially stored in the 7475 D latches using the keyboard "STROBE" signal to trigger a one shot clock pulse from U<sub>3</sub>. This pulse triggers a second one shot, U<sub>4</sub>, which gates a "SET" signal to the load control flip flops, U5 and U6, for any valid character code. This arms the load control so that a write enabla pulse will be sent to the 7489 RAM as soon as "A=B". The "A=B" signal is used to prevent a second data entry from occurring during the middle of a

write pulse. The write pulse also clears the load control flip-flope on the next clock cycle so that a naw arriving signal can be recognized. The  $\overline{\mathbb{Q}}$  output of  $\mathbb{U}_5$  is also used to decrement the position counter.

The other special functions which are added to the circuit of Figure 3 are an Intensity control and a blanking input. Intensity control is realized through the 74122 retriggarable monostable multivibrator, Ur. This circuit controls the time that the column select decoder is enabled during the display time, T. The display is externally blanked by holding the "RESET" input of the column select counter at a logical "0".

The circuit shown in Figure 5 is also conveniant for use in instrumentation and computer readouts. In this situation, a "Busy" signal composed of  $\overline{Q}$ - $U_2$ ,  $\overline{Q}$ - $U_3$  and  $\overline{Q}$ - $U_4$  will allow the display interface to indicate to the driving eystem when data can be accepted.

## Remote Display-interface

In many systems, It is desirable to display data at multiple remote locations without having to provide the relatively complex and expensive decoding and timing schema depicted in the previous two examples. This type of application may most often be utilized in paging system readouts, remote message displays and other systems where multiple displays would be addressed from a single central processor. The circuit shown in Figure 6 is designed to store and display a string of decoded data. The circuit requires data input from a system which can generate and serially output display and column select data — for instance, a minicomputer or microprocessor. The total number of bits of storage required (including the HP HDSP-2000 and the 5 bit column select shift register) is:

Storage = 
$$35 N + 25$$
. (5)

where N = the number of characters in the display string.

The data input format should be divided into 5 equal eubsets of information. Each subset should contain all of the data required to completaly load the HP HDSP-2000 display string shift register (7N bits) for a givan column, preceeded by a 5-bit column select coda which will be shifted Into the 5-bit SIPO at the HP HDSP-2000 output. The circuit has bean designed to operate from two different clocks. This is Important in systems where the display may be radio link addressad with the DATA ENTRY CLOCK being reconstituted from the data stream. For loading, COAD DATA is taken low and loading can commence after READY goes low. Data is entered into the shift register through a gated input. The data string must contain the proper number of bits as defined by (5) and should be loaded in the shift register with one of the 5-bit column select codes loaded fully in the column select SIPO shift replater. After loading is complete, LOAD DATA is returned high and clocking will be controlled by the DISPLAY CLOCK. The display clocking is designed to shift the stored data by 7N + 5 bits and then stop and display the shift-register contents for a period of time, T, as defined by the period of tha one shot, U1. U1 is triggered when the clock line goes low after the synchronous counter has counted to 7N + 5. The output of U<sub>1</sub> resets the counter and disables the counting until the end of the period, T. The Diflip-flop, U2, insures that clock pulses to





Figure 5. 32 Character Keyboard Interface Circuit.



the shift registers always start synchronous with the beginning of a full clock cycle so that erroneous clocking will not occur. U<sub>3</sub> is utilized to give intensity control for tha HP HDSP-2000. If desired. If can be overridden by connecting tha  $U_4(1-5)$  input to the Q output of  $U_1$  instead of  $U_3$ .

The shift register memory utilized in this circuit is only one of several forms of memory which could be chosen. Another possibility would be the use of a 512 x 1 bit or 1024 x 1 bit RAM. The counter outputs would then be used to select the RAM address.

# POWER DISSIPATION/JUNCTION TEMPERATURE CALCULATIONS

The HP HDSP-2000 combines a significant amount of logic and display capability in a very small packaga. As such, on board power dissipation is relatively high and thermal design of the display mounting becomes an important consideration. The HP HDSP-2000 is designed to permit operation over a wide range of temperature and supply voltages. Full power operation at  $T_A = 25^{\circ}$  C (with VCC = VB = VCOL = 5.25V) is acceptable if the thermal resistance from plns to ambient,  $\theta_{CA}$ , is no greater than 35° C/watt/cluster. This value assumes that the mounting surface of the display becomes an isothermal plane. If only one display is operated on this isothermal plane at 1,7 watts maximum, then the temperature raise above ambient is:

$$T_{RISE} = [35^{\circ}C/watt] \times 1.7 \text{ watts} = 42.5^{\circ}C.$$
 (6)

If a second display is placed on this same thermal plane, with no increase in thermal dissipation capability the lemperature would be doubled (i.e., 85°C) — reaching catastrophic levels very quickly. However, in most

applications maximum achievable power dissipation is considerably less than the maximum allowable package dissipation of 1.7W. Calculation of power dissipation in the HP HDSP-2000 can be made using the following formula:

$$P_D = P(I_{CC}) + P(I_{REF}) + P(I_{COL})$$
(7)

where

$$P(Icc) = I_{CC} (V_B = 0.4V) \times V_{CC}$$
(8)

$$P(I_{REF}) = [I_{CC}(V_B = 2.4V) - I_{CC}(V_B = 0.4V)] \times V_{CC} \times (n/35) \times 5 \times D.F.$$
 (9)

$$P(I_{COL}) = I_{COL} \times V_{COL} \times (n/35) \times 5 \times D.F.$$
 (10)

### where

Icc is measured with all S.R. stages equal to logical 1. n = average number of diodes illuminated per character. D.F. = Column On Time from equation (1) or the Column On Time due to pulse width modulation of VB, whichever is lower.

As can be seen from formulas (8), (9) and (10), there are several techniques by which total power dissipation can be derated:

- Lower Vcc to minimum.
- Lower Vcol to minimum
- Lower D.F.

Maximum and typical power dissipation can be calculated trom the maximum and typical values of Icc and Iccl published in the HP HDSP-2000 data sheet. While it is possible to operate the columns of the HDSP-2000 display using fullwave rectified unregulated DC, lower power dissipation can be achieved by using the regulated Vcc supply. Then, Vccl is equal to Vcc minus the collector to emitter saluration voltage across the column switching




Figure 8. Display Interface Designed to Accept Decoded Data.

transistors. Since the minimum recommended V<sub>COL</sub> is 2.6V, PNP Darlington transistors with a silicon diode in series with the amiltar can be used to lower the power dissipation within the display, in most implementations of the ASCII character set the maximum number of diodes illuminated within a display character, n, is 21 while a typical character has 15 dots illuminated. While the maximum D.F. is 20%, in most applications D.F.  $\leq$  17.5% due to the required time to load the display. A D.F. of 17.5% represents a (7/8) ratio of display time to total time such as illustrated. In the circuit shown in Figure 3. Many applications achieve a D.F. much lower than 17.5%, For example, the HDSP-2470 alphanumeric display system when contigured for 40 characters has a D.F. of 11.6%.

As an example, the maximum power dissipation can be calculated for the circuit shown in Figure 3. In this circuit VCOL(MAX) = 5.25V - 1.3V | MPS-U95 @ 1.6A) - .85V (1N4720 @ 1.6A) = 3.10V. Thus maximum achievable power dissipation can be calculated as shown below:

$$P(I_{CC}) = 60 \text{mA} \times 5.25 \text{V}$$
  
= 315 mW

$$P(IREF) = (95mA - 60mA) \times 5.25V \times (21/35) \times 5 \times 0.175$$
  
= 96.5 mW (12)

$$P(Icol) = 410 \text{mA} \times 3.1 \text{V} \times (21/35) \times 5 \times 0.175$$
  
= 667 mW (13)

$$P_D = P(I_{CC}) + P(I_{REF}) + P(I_{COL})$$
  
= 1079 mW (14)

Similarly, typical power dissipation can be calculated as;

Pilref) = 
$$(73mA - 45mA) \times 5.00V \times (15/35) \times 5 \times 0.175$$
  
= 52.5 mW /16

$$P(I_{COL}) = 335 \text{mA} \times (5.00 \text{V} - 1.3 \text{V} - .85 \text{V}) \times (15/35) \times 5 \times 0.175$$
  
= 358 mW (17)

$$P_D = P(I_{CC}) + P(I_{REF}) + P(I_{COL})$$
  
= 636 mW (18)

For operation at the maximum temperature of 70°C, it is important that the following criteria be met:

a. Tcase ≤ 100°C, where Tcase = hottest pin temperature

### b. Tic junction ≤ 125°C

Thermal rasistanca from junction to case,  $\theta_{\rm JC}$ , is typically 25° C/watt. Using these factors, it is possible to determina the required heat sink power dissipation capability and associated power derating through the tollowing assumptions:

TIC JUNCTION = 
$$(\theta_{CA} \times P_D) + \theta_{JC} \left(\frac{P_D - .015n}{2}\right)$$
 (19)

TCASE = 
$$(\theta_{CA})$$
 Pp (20)

where  $\left(\frac{P_D - .015n}{2}\right)$  is the power dissipated in each IC.

# **HEAT SINKING CONSIDERATIONS**

In practice, heat sink design for the HP HDSP-2000 involvas optimization of techniques to dissipate heat through the device leads. Figures 7 and 8 schematically deplet two possible heat sink designs. In many applications, a maximum metalized printed circuit board such as shown in Figure 7 can provide adequate heat sinking for the HDSP-2000 display. For example, the HDSP-2416/-2424/-2432/-2440 display boards consist of

HOSP-2492 DISPLAY BOARD




Figure 7, Maximum Metalized Printed Circuit for the HP HDSP-2000,




Figure 8, Two-Part Heat Sink for the HP HDSP-2000.

a 16, 24, 32 or 40 character HDSP-2000 display mounted on a maximum metalized printed circuit board. These display boards are dasigned for tree air oparation to 55°C and operation to 70°C with forced air cooling of 150 fpm normal to the component side of the board. A tree air oparating temparature of 70°C can be achieved by heat sinking the display. Figure 8 depicts a two part heat sink which can be assembled using two different axtruded

parts. In this design, the vertical fins promote heet transfer due to naturally induced convection. Cere should be teken to insure a good thermal path between the two portions of the heat sink. To optimize power handling capability. The metal heat transfer contact area between the PCB metalization and the heat sink should be maximized. A surface area of approximetely 8 square inches per cluster will permit operation et 1.1 wetts/ cluster at the maximum operating temperature of 70°C ambient. The value of 1.1 watts/cluster is easily echleved by reduction of Vcot to 3 volts. Next to increasing total heet sink area, a provision for alleast some forced eir flow is probably the most effective means of Improving heet Irensfer, Thermal design for the HP HDSP-2000 must be carefully considered as operation at excess temperetures can lead to premature failure.

The HP HDSP-2000 displays may also be mounted in standard DIP sockets which are cut down to eccept the 6 pin devices in end-to-end strings. Another alternetive for socket mounting is the stripline socket such as the Auget 325-AG1D or AMP 583773. These sockats will ellow enough space bewieen the PCB and the HP HDSP-2000 to permit a heat sink bar to be inserted to conduct heet to an external sink. Most sockets add altermal resistence of about 2° C/walt bewieen the device leads and the PCB.

#### DISPLAY INTENSITY MATCHING AND CONTROL

The luminous intensity of LED displays in general has efairly wide dynamic range. If there is too great a difference between the luminous intensity of adjacent characters in the display string, the display will appear objectionable to the viewer. To solve the problem, the HP HDSP-2000 displays are categorized for luminous intensity. The cetegory of each display package is indicated by eletter preceding the date code on the packege. When assembling display strings, all packages in the string should have the same intensity category. This will insure setisfactory intensity matching of the characters. The HP HDSP-2000 displays are categorized in 8 overlepping intensity categories. All characters of ell packeges designeted to be within a given letter catagory will fell within an intensity ratio of less than 2:1. For dot metrix displays, a character-to-character intensity retio of 2:1 is not generally discernable to the human eye.

A more important consideration regarding display intensity is the control of the intensity with respect to the ambient lighting level. In dim ambients, a very bright display will produce very rapid viewer fatigue. Conversely, in bright ambient situations, a dim display will be difficult, if not impossible, to read and will also produce viewer fatigue and high error rates. For this reason, control of display intensity with respect to the environment emblent Intensity is an important consideration. Figure 9 depicts e scheme which will automatically control display intensity. as a function of ambient intensity. This circuit utilizes a rasettable one shot multivibrator which is triggered by the column enable pulse. The duration of the multivibrator output is controlled by a photoconductor. At the end of a column enable pulse, the multivibrator is reset to Insure that column current is off prior to the initiation of enew display shift register loading sequence. The output of this circuit is used to modulate either the V<sub>B</sub> inputs of the HP HDSP-2000 displeys or the column enable input circultry. For meximum reduction in display power, both inputs should be modulated.




Figure 9, Intensity Modulation Control Using a One Shot Multivibrator.

In the circuit shown in Figure 9, the photocell may be replaced by a 50K potentiometer to allow menual control of display Intansity.

#### Contrast Enhancement

Another Important consideration for optimum display appearance and readablity is the contrast between the display "ON" elements and the background. High contrest can be achieved by merely driving the highest possible power into the display. This, of course, is feasible in some situations as long as ambient lighting is not too intense and power dissipation is not a consideration. A much more practical technique is the usa of an effective contrest enhancement liltar material. The following materials, Penelgrephic Ruby Red 60 and Dark Red 63 or SGL Homalile H100-1605 and H100-1670 will all provide Improved contrast for the HP HDSP-2000 displey. Other good practices to enhance display contrast are to evoid PCB Ireces in the visible areas around the display end, if possible, the utilization of a black silk screen over the refelively light PCB areas around the display. The subject of contrast enhancement is treated in greater detail in HP Application Note 964. Microprocessor Interfeces to the HDSP-2000 display are shown in HP Application Note 1001.

#### KEY POINTS REGARDING THE HP HDSP-2000:

- A logical "1" in the display shift register turns e corresponding LED "ON".
- Clocking occurs on the high to low transition of the clock input.
- A character generator which produces 7 bit "COLUMN" data should be utilized.
- The internal shift register is 28 bits in length.
- Each column should be refreshed at a minimum rate of 100 Hz.

The following is a first of commercially available character generators which can be used in conjunction with the HPHDSP-2000. These devices are all programmed to convert from ASCII input code to 5 sets of 7 bits each for a 5 x 7 display format. Any desired input-output coding can be utilized in custom programmed ROMs.

Manufacturer	Part Number	Typicai Access Time	Required Power Supplies	Typical Power Dissipation
Texas Instruments	TMS 4100	500 nsec	±12V	450 mW
National	5241 ABL	700 nsec	±12V	
Signetics	2513	450 nsec	±5V -12V	290 mW
	2516	500 nsec	±5V -12V	280 mW
AMI	\$8773B	450 nsec	+5V -12V	625 mW (max)
Mostek	2002 2302		±14V +5V -12V	320 mW 200 mW
Electronic Arrays	40105	750 nsec	±12V	430 mW
Fairchild	3257	500 nsec	+5V -12V	360 mW


Figure 10. Column Output Character Generators Suitable for Use with the RP HDSP-2000.

The refresh memory for the HP HDSP-2000 display can take any one of several different forms. The following table lists a few of the devices which the display system designer may lind convenient.

Туре	Organization
Blpolar RAM	Words x Bits
*7489	16 x 4
*7481A	16 x 1
*7484A	16 x 1
Fairchild 93403	16 x 4
Intel 3101	16 x 4
Intel 3104	4 x 4
MOS RAM TI TMS 4000 JC/NC	16 x 8
11 TMS 4000 JC/NC	10 X 0
CMOS RAM	
RCA CD 4036	4 x 8
RCA CD 4039	4 x 8
National 74C89	16 x 4
Motorola MCM 4064	16 x 4
Shift Register	
TI TMS 3112	32 x 6
Signetics 2518	32 x 6
Signetics 2519	40 x 6
Fairchild 3348	32 x 6
Falrchild 3349	32 x 6

<sup>&</sup>quot;Standard 7400 Series TTL logic parts available from most integrated Circuits manufacturers.

Figure 11. Memory Elements Which can be Utilized in HDSP-2000 Display Systems.



## **APPLICATION NOTE 1000**

# Digital Data Transmission With the HP Fiber Optic System

Fiber oplics can provide solutions to many data transmission system design problems. The purpose of this application note is to aid designers in obtaining optimal benefits from this relatively new technology. Following e brief review of the merits, as well as the limitations, of fiber optics relative to other media, there is a description of the optical, mechanical, and electrical fundamentals of fiber optic data transmission system design. How these fundamentals apply is seen in the detailed description of the Hewlett-Packard system. The remainder of the note deats with techniques recommended tor operation and maintenance of the Hewlett-Packard system, with particular attention given to deriving maximum benefit from the unique teatures it provides.

#### **ELECTRICAL WIRE VS. FIBER OPTICS**

In fiber optic cables, the signals are transmilled in the form ot energy packets (photons) which have no electrical charge. Consequently, it is physically impossible for high electric tields (lightning, high-voltage, etc.) or terge magnetic fields (heavy electrical machinery, trensformers, cyclotrons, etc.) To affect the transmission. Although there can be a slight leakage of flux from an optical tiber, shielding is easily done with an opaque Jacket, so signal-bearing tibers cannot Interfere with each other or with the most sensitive electric circuits, and the oplically-transmitted information is, therefore, secure from external detection. In some applications, optical fibers carry signals large enough to be energelically useful (e.g., tor pholocoagulation) and potentially harmful, but in most data communication applications, economy dictates the use of flux levels of 100 µW or less. Such levels are radiologically sate and in the event of a broken or damaged cable, the escaping flux is harmless in explosive environments where a spark from a broken wire could be disastrous. Jacketed fiber optic cables centolerate more mechanical abuse (crush, impact, flexure) than electrical cables of comparable size; moreover, fiber oplic cables have an enormous weight and size edvantage - for equivalent information capacity. Properly cebled optical tibers can tolerale any kind of weather end cen. without ill-effect, be immersed in most fluids, including polluted air and water.

Bandwidth considerations clearly give the adventage to tiber optics. In either parallel- or coaxial-wire cebte, the bandwidth varies inversely as the square of the length, while in fiber optic cable it varies inversely as only the FIRST power of the length. Here are some typical values tor length,  $\ell$ , in metres:

(1) f3dB= 
$$\frac{12,000}{\ell}$$
 MHz for HFBR-3001 to 3005 cables

(2) 
$$f_{3dB} = \frac{225,000}{\varrho^2}$$
 MHz for typical  $50\Omega$  coax (RG-59)

For example, it  $\ell=100m$ , the 3dB trequency is only 22.5MHz for the coax cable, but for the fiber optic cable it is 120MHz.

The fimitations of tiber optics arise mainly from the means for producing the optical flux and from flux tosses. While the power into a wire cable can easily and inexpensively be made several watts, the flux into a fiber optic cebie is typically much less than a milliwatt. Wire cable may heve several signal "taps"; multiple taps on tiber optic cables are economically impractical at present.

The losses in a point-to-point tiber optic system are Insertion loss at the Input and output, connector loss, end transmission loss proportional to cable length. Variations in these losses require a receiver with a dynamic range capable of accommodating these variations and yet able to provide adequate BW (bandwidth) and SNR (signal-tonoise) ratio at the lowest flux level. Fortunately, no noise is picked up by a fiber optic cable so the receiver SNR at any BW is limited only by the noise produced within the receiver.

Fiber oplics is not the best solution to every date trensmission problem; but where safety, security, durability, electrical isolation, noise immunity, size, weight, and bandwidth are paramount, it has a clear edventege over wire.

#### FIBER OPTIC FUNDAMENTALS

Flux coupled into an optical fiber is largely prevented from escaping through the wall by being re-directed toward the center of the fiber. The besis for such re-direction is the index of refraction,  $n_1$ , of the core relative to the index of refraction,  $n_2$ , of the cladding.

Index of retraction is detined as the ratio of the velocity of alght in a given medium to the velocity of light in a vacuum.




Figure 1. Snell'e Law.

As a ray of light pesses from one medium into another of a different index of refrection, the direction changes according to Snell's Lew:

(3) 
$$n_1 \sin \theta_1 = n_2 \sin \theta_2$$
 SNELL'S LAW

This is illustrated in Figure 1. Notice that the relationship between the engles is the same, whether the ray is incident from the high-index side (n<sub>1</sub>) or low-index side (n<sub>2</sub>). For rays incident from the high-index side, there is a particular incidence angle for which the exit angle is ninety degrees. This is called the critical angle. At incidence engles less than the critical engle, there is only epertial reflection, but for angles greater than the critical angle, the ray is totally reflected. This phenomenon is called TOTAL INTERNAL REFLECTION (TIR).

#### Numerical Aperture,

Rays within the core of an optical fiber mey be incident at various angles, but TIR applies only to those rays which are incident et engles greater than the crilical angle. TIR prevents these reys from leaving the core until they reach the far end of the fiber. Figure 2 shows how the reflection engle at the core/cladding interface is releted to the angle at which a rey enters the face of the fiber. The acceptance angle,  $\theta_{\rm A}$ , is the meximum angle, with respect to the fiber axis, at which an entering ray will experience TIR. With respect to the Index of refraction,  $\eta_0$ , of the external medium, the ecceptance angle is releted to the Indices of refraction of the core and cladding. When the external medium is alr ( $\eta_0 \approx 1$ ), the sine of the ecceptance angle is called the NUMERICAL APERTURE (N.A.) of the fiber.

#### (4) NUMERICAL APERTURE, N.A. = $sin\theta_A$

The derivation in Figure 2 applies only to meridional rays, i.e., rays passing through the axis of the liber; skew rays (non-meridional) can also be Iransmitted, and These account for the observation that the reception and




Figure 2. Total Internal Reflection.

rediction patterns of optical fibers are not perfect step functions at the acceptence angle. For this reason, the precitical definition of N.A. is somewhat arbitrary.

#### Modes of Propagation

Within the limits imposed by the N.A., rays may propagate et verious angles. Those propagating at small engles with respect to the fiber exis ere celled LOW-ORDER MODES, and those propagaling et lerger angles are celled HIGH-ORDER MODES. These modes do not exist es a continuum. Al any given wevelength, there are e number of discrete angles where propagation occurs. SINGLE-MODE fibers result when the core area and the N.A. ere so smell that only one mode cen propagate.

In eddition to high- and low-order modes, there are others, celled LEAKY MODES, which are trapped as skew rays — partly in the core, but mostly in the cladding where they are called CLADDING MODES. As implied by the term, leeky modes do not propegate as well as the more nearly meridional modes; their persistence, depending melnly on the structure of the optical fiber, ranges from less then a metre to more than filly metres. The presence of leaky modes will, of course, effect the results obtained in measurement of N.A. and trensmission loss, making them both artificially high. For this reason, N.A. Is usually specified in terms of the EXIT N.A. for a fiber of length adequate to assure that leaky modes have effectively diseppeared.

Since most leaky mode propagation is in the cledding, it can be "stripped." Such cladding mode stripping is done by surrounding the unjecketed fiber with a material having a refractive index higher than that of the cladding. EXIT N.A. is defined as the sine of the angle at which the radiation pattern (relelive intensity vs. off-axis engle) has a perticular value. This value is usually taken at 10% of the exial (maximum) value.

#### Transmission Loss

Regular core (non-leaky) modas also exhibit transmission losses. These are dua to (1) scattering by foreign matter, (2) molecular (material) absorption, (3) irregulariflas at the core/cladding interface, and (4) microbanding of the optical fiber by the cable structure. The first two loss machanisms depend on the length of path taken by a ray; the third depends on the number of reflections of the ray before it emerges. It is clear from Figure 2 that the higher order modes have longer paths and more reflections with consequently higher loss. Larger N.A. fibers parmit higher-order-mode propagation and, therefore, axhibit ganerally a higher transmission loss. Transmission ices is exponential and is, therefore, usually expressed in "dB par km." Coupling loss consideration usually favors iarger N.A.

The three main loss mechanisms for coupling between fibers or between fibers and the optical ports of other devices are: (1) relative N.A.'s, (2) relative area of the optical ports, and (3) Fresnal (reflection) loss. In addition to these, there may be coupling loss due to misalignment and/or separation of optical ports. Relative N.A. loss can be ignored (~ zero dB) whanavar the N.A. of the receiving port (fiber or detector) is larger than the N.A. of tha source port (flux generator or fiber), otherwise:

(5) N.A. LOSS (dB) = 20 log 
$$\frac{N.A. \text{ of Source Port}}{N.A. \text{ of Receiver Port}}$$

Relative area loss can be ignored whenever the area of the receiver port is larger than the area of the source port, otherwise:

in applying equation (6) to coupling between single fibars, the diameter to be used is the CORE DIAMETER. If the receiver port is a FIBER OPTIC BUNDLE, the "packing fraction" loss must be added to the area loss, even when the area of the bundle is larger than the area of the source port.

"Active erea" is the sum of areas of the cores of individual fibers, and "total" area is that of the bundle.

Fresnel loss occurs when a ray passes from one madium to another having a different index of refraction. Part of the flux is reflected; the fraction transmitted is described by the transmittance, r, so the loss is:

the transmittance, 
$$\tau$$
, so the loss is:  
(8) FRESNEL LOSS (dB)= 10 log  $\frac{1}{\tau}=-10 \log \frac{2 + \frac{n_x}{n_y} + \frac{n_y}{n_x}}{4}$ 

 $n_x = index$  of refraction of madium x  $n_y = index$  of refraction of madium y

It is clear from equation (8) that the loss is the sama in alther direction. If two libars are joined with an air gap between their faces, taking  $n_x = 1$  for air end  $n_y = 1.49$  for the cores of the fibars, tha fiber-to-air Fresnei loss is 0.17dB. The air-to-fibarioss is the same, so the total airgap loss is 0.34dB. If savaral such connections are made, tha loss could be high anough to make it worthwhile to use a coupling medium, such as sillicone, to remove the air gap. Often, however, connector loss comes mainly from a gap

deliberately inserted to prevent scratch damage to the fiber face and to reduce the variability of misallgnmenf loss; i.e., it is sometimes more important to make the connector loss be consistent rather than low.

The use of a coupling madium is more significant whan a fiber is coupled to an LEO or iRED source. These sources are usually of gaillium arsanide, or related substances, with a refractive index of 3.6. With such a high index of refraction, the use of an apoxy cement can reduce coupling loss by approximately 1dB. Figure 3 shows how the flux coupling is darived. If the size of the LED is much less than that of the fiber, a more effective technique is the use of a tiny lens over the LED. If the size of the fiber is smaller, the lens should be on the fiber, rather than the LED.

#### Rise Time Dispersion

Bandwidth limitation in fiber optics is the result of a phenomenon called DISPERSION, which is a composite of MATERIAL dispersion and MODAL dispersion. Both of these relate to the velocity of flux transmission in the core. Velocity veries inversaly as the index of refraction, and if the index of refraction varies over the wavalangth spectrum of the source, the flux having a wavelength at which the refractive Indax is lower will travel fastar than the flux having a wavalangth at which the index is higher. Thus, all portions of the spectrum of flux launched simultaneously will not arrive simultaneously, but will suffer time dispersion dua to differences in travel tima. This is MATERIAL DISPERSION. It is reduced by using acurces of narrow spactrum (a.g., lasers) or fibers with a core index of refraction which is constant over the source spectrum.

In Figure 2, notice that rays moving parallel to the axis travel a path length which is shorter than that of rays which are not paraxial. Those rays propagating in the higher-order modes will, therafore, have a longer traval time than those in lower-order modes, and simultaneously launched rays will suffer dispersion of their arrival filmes. This is MODAL DISPERSION, it can be reduced only by reducing the N.A. (smaller acceptance angle) to allow only lower-order modes to propagate.




Figure 3. Acceptance Angle and Fresnel Loss Effects.




Figure 4. Rise Time Dispersion.

Whether the disparsion is material or modal (or both), it is massured, as shown in Figura 4, by applying positiva and negative steps of flux and measuring the risa and fall timas at the input and output of a fiber long enough to exhibit significant dispersion. Tima disparsion is then defined as

#### (9) RISE TIME DISPERSION

$$\frac{\Delta t}{\hat{\chi}} \left( ns/km \right) = \frac{1}{2 \, \hat{\chi}} \left[ \left( t_f + t_f \right)_{OUT} - \left( t_f + t_f \right)_{IN} \right]$$

whera  $\ell$  is the length (in kilometres) of the fiber and  $t_r$ ,  $t_t$  are the 10% to 90% risa and tall timas.

Flux steps, rather than pulsas, are used to avoid incorract results that source or detactor rise and fall times might introduce. Both polarities of step are recommended in order to compansate for non-linearity in either the source or the detector used.

Modulation trequency responsa of a fiber has a 6dB per octave roll-off, so the effect of risa time dispersion can also be described in terms of a length-bandwidth product;

(10) 3dB BANDWIDTH CONSTANT =  $\Delta t \cdot \ell = 0.35 \frac{\ell}{\Delta t}$ 

#### Construction at Fiber Optics

Fibers having a sharp boundary between core and cladding, as in Figure 2, are called STEP INDEX fibers. The reflection at the boundary is not a "zaro-distanca" phenomenon — the ray, in being reflected, is actually entering a minute distance into the cladding and there is some loss. This loss can be seen as a faint glow along the length of unjacketed lossy tibers carrying visible flux. To raduce such reflection loss, it is possible to make tha rays turn less sharply by raducing tha index of refraction gradually, rather than sharply, from cora to cladding. A flbar of such a form is called a GRADED INDEX tiber and the rays propagate as shown in Figura 5. Gradad indax fibar has not only a very low transmission loss, but modal disparsion is also very low. Higher-order modes do travel longer paths, but in the off-axis, lower-index regions they travel taster so the traval time diffarential between high-order and low-order modas is not as large as it is in step Index fibers.

Graded index tiber has higher coupling loss and may be more costly than step index fiber. It is, therefore, used malnly in applications requiring transmission over many kilomatres at modulation bandwidths over 50MHz. For shorter distances and/or lower bandwidths, a variaty of stap index tibers are available at a variety of costs.

Figura 6 shows the construction of a Hewlett-Packard fibar optic cable. Ovar tha fused-silica, step-indax, glass-clad fiber there is a silicona coating to protect the thin




Figure 6. Step index Fiber Opilc Cable Construction.




Figure 5. Graded Index Fiber Modes.

(20µm) cladding from scuffing. Over the buffer jacket are the tensile strength members, which allow the cable to be pulled through long conduits, and an outer jacket to protect the cable against crush and impact damage. This cable tolerates lar more abuse than most wire cable. A sample was laid across the main entrance to the Hewlett-Packerd headquarters and factory at 1501 Paga Mill Road, Pelo Alto. After several weeks of being driven over, night and day, there was no impairment of performance.

Other materials used in step index fibers are glass-cled glass, plastic-clad glass or fused sifica, and plastic-cled plastic. These have N.A.'s ranging from less than 0.2 to more than 0.5, and transmission losses from less than 10d8/km to more than 1000dB/km. Some manufacturers oller bundled fibers in which the individual glass fibers are small enough to allow the cable to be very flexible. In earlier days of liber optic development, bundled libers were considered necessary for reliability because breakage of one or more fibers could be tolerated without lotal loss of signal transmission. Also, the large diameter of the liber bundle allowed more tolerance in connector elignment. The popularity of fiber bundles has dwindled because the single-fiber cable durability is better than had been anticipated, and connectors are now evelleble which are capeble of providing the precise alignment required for low coupling loss with small-diameter single fibers.

#### Flux Budgeting

Flux requirements for fiber optic systems are established by the characteristics of the receiver noise and bandwidth, coupling losses at connectors, and transmission loss in the cable.

The flux level at the receiver must be high enough that the signal-to-noise ratio (SNR) allows an adequately low probability of error,  $P_e$ . In the Hewlett-Packard fiber optic system, the receiver bandwidth and noise properties allow a  $P_e < 10^{-9}$  with a receiver input flux of  $0.8 \mu W$  undar worst-case conditions. At higher flux levels, the  $P_e$  is reduced.

From the receiver flux requirement (lorgiven  $P_e$ ), the flux which the transmitter must produce is determined from the expression for a point-to-point system:

$$(11) \ \ \log \left( \ \frac{\phi_{\rm T}}{\phi_{\rm R}} \ \right) = \alpha_{\rm 0} \ell + \alpha_{\rm TC} \ + \alpha_{\rm CR} + n \alpha_{\rm CC} + \alpha_{\rm M}$$


where  $\phi_T$  is the flux (in  $\mu$ W) available from the transmitter  $\phi_B$  is the flux (in  $\mu$ W) required by the Receiver at Pe  $\alpha_0$  is the fiber attenuation constant (dB/km)  $\theta$  is the fiber length (km)

 $\alpha_{TC}$  is the Transmitter-to-Fiber coupling loss (dB)  $\alpha_{CC}$  is the Fiber-to-Fiber loss (dB) for in-line connectors

n is the number of in-line connectors; n does not include connectors at the transmitter end receiver optical ports

 $\alpha_{CR}$  is the Fiber-to-Receiver coupling loss (dB)  $\alpha_{M}$  is the Margin (dB), chosen by the designer, by which the Transmitter flux exceeds the system raquirement

Equation (11) is called the FLUX BUDGET and it is represented graphically in Figure 7. The same besic units (wetts) are used for flux and for power, so it is correct and convenient to express flux in "dBm".






Figure 7. Flux Budgel — Graphical Representation.

(12) 
$$\phi(dBm) = 10 \log \left(\frac{\phi(mW)}{1 mW}\right) = 10 \log \left(\frac{\phi(\mu W)}{1000 mW}\right)$$

Here is an example of how the flux budget works:

1. Transmitter 
$$\phi_T = 44 \mu W$$
  $\rightarrow$  10 log  $\left(\frac{\phi_T}{\phi_R}\right) = 14.39 dB$  2. Receiver  $\phi_R = 1.6 \mu W$ 

Transmitter optical port: diameter ≈ 200 μm, N.A. = 0.5

Optical liber (in connector); core diam, =  $100\mu m$ , N.A. = 0.3

3. 
$$\alpha_{TC} = \alpha_A + \alpha_{NA} = 20 \log \left(\frac{200}{100}\right) + 20 \log \left(\frac{0.5}{0.3}\right)$$
  
= 6.02dB + 4.44dB = 10.46dB

Receiver optical port: diameter = 200 µm, N.A. = 0.5

- Because the diameter and N.A. of the receiver are both larger than those of the liber, there is only a small amount of Fresnel loss, making αcρ ≈ 0.34dB
- 5. Apply equation (11) to see what the flux budget allows;

$$14.39 dB = \alpha_0 \ell + 10.46 dB + n\alpha_{CC} + 0.34 dB + \alpha_{M}$$
  
 
$$\alpha_0 \ell + n\alpha_{CC} + \alpha_{M} = (14.39 - 10.46 - 0.34) dB = 3.59 dB$$

 Assume a transmission distance of 35 metres at 20dB/km

PPLICATION

If cable length selections are 10-, 25-, and 50-metre lengths and connector loss is  $\alpha_{CC} = 2dB$ , then either of two options may be chosen:

- 7. a) Use a 10m and 25m length with one connector:  $\alpha_0 \ell + \alpha_{CC} = (35\text{m} \times 0.02\text{dB/m}) + 2\text{dB} = 2.7\text{dB}$ This leeves  $\alpha_M = (3.59 - 2.7)\text{dB} = 0.89\text{dB}$
- 7. b) Use a 50m length and no connector.

$$\alpha_0 \Omega = (50 \text{m} \times 0.02 \text{dB/m}) = 1.0 \text{dB leaving } \alpha_M = 2.59 \text{dB}$$

Unless there is some good reason (cost, convenience, etc.) for choosing the 10m/25m option, it would be better to select the 50-metre option because it allows a larger  $\alpha_M$ . In flux budgating,  $\alpha_M$  should elweys be large enough to allow for degradation of the efficiency of the flux generator in the transmitter (LED, IRED, laser, etc.). On the other hand, in dealing with more powerful transmitters,  $\alpha_M$  must not be so large that it exceeds the dynamic range of the receiver.

#### **Dynamic Range**

The dynemic renge of the receiver must be large enough to accommodate all the veriebles a system mey present. For example, if the system flexibility requirement is for transmission distances ranging from 10 metres to 1900 metres with 12.5dB/km cable, end up to two in-line connectors, the dynamic range requirement is:

$$\begin{array}{l} \alpha_0\,\ell=1\text{km}\times12.5\text{dB/km}=12.5\text{dB}\\ n\alpha_{CC}=2\times2\text{dB}=4.9\text{dB}\\ \alpha_{M}=3.0\text{dB}\\ \text{thermal variations}=\underbrace{1.0\text{dB}}_{20.5\text{dB}}(\text{estimated}) \end{array}$$

Accommodating a 20d8 optical power dynamic range plus high sensitivity requires the receiver to have two importent feetures: automatic level control, and e-c coupling or its equivalent. The a-c coupling keeps the output of the empilifier et a fixed quiescent level, relative to the logic thresholds, so that signal excursions as small as the specified minimum can cause the amplifier output to exceed the logic threshold. This function can also be called d-c restoretion.

ALC (autometic level control) adjusts the gain of the emplifier, Low-emplitude excursions are amplified at full gain; high-amplifude excursions are amplified at a gain which is automatically reduced enough to prevent saturation of the output amplifier. Saturation affects propagation delay edversely so ALC is needed to allow high speed performance of high, es well es low, signal levels

#### **HEWLETT-PACKARD'S FIBER OPTIC SYSTEM**

A number of objectives were established as targets for this development. Convenience and simplicity of installation and operation were the primary objectives, along with e probability of error  $P_{\rm e} < 10^{19}$  at 10Mb/s NRZ, over moderate distances. In addition, there were the traditional Hewlett-Packard objectives of rugged construction end reliable performence. Menufacturing costs had to be low enough to make the system attractively priced relative to its performance.

Electrical convenience is provided by several system features. The Receiver end the Transmitter require only a

single +5-volt supply. All Inputs and outputs function at TTL logic levels. No receiver adjustments are ever necessary because the dynamic renge of the Receiver is 21dB or more, accommodating fiber length variations as well as age and thermal affects. When the system is opereted in its internally coded mode, it has NRZ (erbitrarily timed data) capability and is no more complicated to operate than a non-inverting logic element. Built-in performance Indicators are evelleble in the Receiver; the Link Monitor indicates satisfectory signel conditions and the Test Point allows simple periodic maintenance checks on the system's flux margin.

There are elso several optical and mechanical convenience features. The optical ports of the Transmitter and Receiver are well defined by optical fiber stubs built into receptacles that mate with self-aligning connectors. Low-profile packaging and low power dissipation permit the modules to be mounted without heat-sink provision on P.C. boards speced as close as 12.5mm (0.5 in.).

The interneity-coded mode of operation is the simplest way to use the Hewlett-Packard system. This mode places no restriction on the data format as long as either positive or negative pulse duretion is not less than the minimum specified. The simplicity is achieved by use of a 3-level coding scheme called a PULSE BI-POLAR (PBP) code. This mode is selected simply by epplying a logic low (or grounding) to the Mode Select terminel on the Trensmitter—no conditioning signal or adjustment is necessary in the Hewlett-Packard Receiver because it automatically responds to the PBP code.

#### Transmitter Description

Figure 8 shows symbolically the logical arrengement of the Transmitter, waveforms for the signal currents in and is, and the resulting waveforms for the output flux. The arrangement shown is logically correct but circuit details are not actually realized as shown. For exemple, the current sources actually have partial compensation for the negative temperature coefficient of the LED (or IRED). In Figure 8, there are five important things to notice.

First, notice that the bias current, I<sub>C</sub>, is never turned off—not even when the Transmitter is operated in the externelly coded mode (Mode Select "high"). This is done to enhence the switching speed of the LED (or IRED) in either internally- or externally-coded mode. The bias current also stabilizes the flux excursion ratio (k in Equation 14) symmetry in the internally-coded mode.

Second, notice that

 $\phi_{\rm L}$ , the low-level flux, is produced by to  $\phi_{\rm M}$ , the mid-level flux, requires I<sub>B</sub> + i<sub>C</sub>  $\phi_{\rm H}$ , the high-level flux, requires I<sub>A</sub> + i<sub>B</sub> + 1<sub>C</sub>

As far as the Receiver is concerned, the excursion flux,  $\Delta\phi$ , produced by switching I<sub>A</sub> and I<sub>B</sub>, is the importent perameter of the Transmitter. Average flux is, of course, related to excursion flux but is not es importent in establishing the SNR of the system.

Third, notice that with Mode Select "iow" and a 500kHz signal at Data Input, there will be only one refresh pulse generated in each logic state. The excursions  $(\phi_H - \phi_M)$  end  $(\phi_M - \phi_L)$  are nearly balanced so en averege-reading flux meter will indicate the mid-level flux,  $\phi_M$ , within +0.6% or -0.6% depending on whether the flux excursion ratio, k, is at its maximum or at its minimum limit.




Figure 8, Transmitter Block Diagram and Waveforms.

Fourth, notice that, with Mode Select "low", any Data Input transition (either H-L or L-H) ratriggers the Refresh MullivIbrator to start a naw train of pulsas. All refresh pulses for either logic state have the same duration. This keeps the average flux very near the mid-lavel even when the duration in either logic state of arbitrarily timed input data is very short. Notice also that any refresh pulsa is ovarriddan (abbreviated) by the occurrence of a Data Input transition so there is no additional jitter when the duration of the Data Input in either state is at or near tha sama length of time as the refresh Intarval. The refresh interval is very long, ralative to the refresh pulse duration, making a duty factor of approximately 2%; this also is dona to keep the averaga flux near mid-level regardless of how long Dala Input ramains in either logic stata. The only condition undar which the average flux can deviate significantly from the mid-level occurs when Dala Input remains in one state for a period of time LESS than the duration of the refresh pulse. It this is tikely to occur, the format should be configured so the numbers of 1's and 0's are balanced as they would be in Manchaster code. Observing this data format allows the use of the internallycoded mode of the Hewlett-Packard system at data rates ranging from arbitrarily low to higher than 10M Baud, with the absolute limit being that at which the signal intervals bacoma as short as teht and/or teth.

Fifth, notice that with Mode Select "high," the Q output of the Rafrash Multivibrator is "high" (and  $\overline{Q}$  is "low"). Under this condition, IA and IB are both ON when Data Input is "high" and both OFF when it is "low". This makes the output flux excursion a logical replica of the Data Input,

#### Ffux Measurement

A high-speed photodetector and oscilloscope could be used for measuring the excursion flux, but an average-reading flux meter can be used to measure  $\Delta\phi$  as follows: With Mode Select "high":

- Apply steady-stala "low" to Data Input and observe φ<sub>L</sub> with flux meter.
- Apply a 500kHz square wave (50% duly factor) to Data Input and observe (Δφ + φ<sub>L</sub>) with the flux meter and subtract φ<sub>L</sub> (Step 1) to obtain Δφ.

This procedure also yields the proper value of the high-leval flux,  $\phi_{\rm H}$ , to be used in computing the tlux excursion ratio, k. Sinca  $\phi_{\rm H}=(\phi_{\rm L}+2\Delta\phi)$ , the value of  $\phi_{\rm H}$  is:

(13) HIGH-LEVEL FLUX, 
$$\phi_{\text{H}} = 2(\Delta \phi + \phi_{\text{L}}) - (\phi_{\text{L}})$$
  
Step 2 Step 1

It appears, from the waveforms in Figure 8, that the 500kHz signal prescribed in Step 2 is not necessary; that is, with Data Input at a steady-state high, the flux metar would read  $\phi_{\rm H}$  directly, from which  $\Delta\phi$  could be calculated by

subtracting  $\phi_L$  (observed in Step 1) and dividing by two. However, this method would cause slightly more heating of the LED and laad to a slightly different (and incorrect) measurement of  $\phi_H$  and  $\Delta\phi$ . With the values of  $\phi_H$  and  $\phi_L$  from Step 1 and 2, the thux excursion ratio can now be computed:

(14) FLUX EXCURSION RATIO, 
$$k = \frac{\phi_H - \phi_M}{\phi_M - \phi_L}$$

In a 2-Leval Coda, there is, of coursa, no mid-level; however, tha definition of flux excursion ratio is the sama as for Pulse Bi-Polar code, i.e., Equation (14). It is only necessary to substitute average flux for mid-level flux,  $\phi_{M_i}$  in Equation (14). For 2-Level Code, the average flux is:

(15) AVERAGE FLUX = 
$$\frac{\phi_{H} \Sigma t_{H} + \phi_{L} \Sigma t_{L}}{\Sigma t_{H} + \Sigma t_{L}}$$
(2-Level Code)

where  $\Sigma t_H$  is tha total time the flux is at level  $\phi_H$  $\Sigma t_L$  is tha total time the tlux is at laval  $\phi_1$ 

Substitution of this expression for  $\phi_{M}$  in Equation (14) leads to:

(16) FLUX EXCURSION RATIO = 
$$k = \frac{\Sigma t_{H}}{\Sigma t_{H}}$$

Equation (16) shows why it is that when a 2-Level Code is used (e.g., with Mode-Select "high" in the Hewlett-Packard Transmitter) the data input signal must, on average, have a 50% duty factor to make k = 1. That is, in the averaging interval, the total number of "mark" intervals should be aqual to the total number of "space" Intervals, such as in Manchester code.

Use of 2-Levai Code also requires that the Input flux remain for less than  $5\mu s$  at either high or low level. This is

nacassary to avoid "pulling" the receiver do restorer voltage too tar away from the value corresponding to the average flux, and possibly losing occasional bits.

#### **Raceiver Description**

Tha Hewlett-Packard Racaiver block diagram is shown in Figure 9. There are four functional blocks:

- The amplitier, including a gain-control staga and splitphase outputs with a voltage divider for each.
- 2. The dc-restorar with a long time constant.
- 3. Logic comparators with an R-S latch.
- Positive and negative peak comparator with singleended output for the ALC and link monitor circuits.

Optical tlux at the Input is converted by the PIN photodiode to a photocurrant, Ip, which is converted to a voltage by the PREAMPLIFIER. This voltage is amplified to a positive-going output, VP1, and a nagativa-going output, VN1. A rising input flux will cause VP1 to rise and VN1 to tall. These voltages are applied to the differential inputs of the DC RESTORER AMPLIFIER whose output, V<sub>T</sub>, falls until it is low enough to draw the average photocurrent away from the preamptifler via tha 25k resistor. This makes Vp1 = VN1 when the input flux is at the average level. The output impedance of the dc restorer amplitier is very high, making a long time constant with the tiltar capacitor. Cr. Tha long time constant is raquired tor loop stability whan input flux levels are so low that there is little or no ALC gain raduction, with consequently high loop gain. With no input flux,  $V_T = V_{TMAX}$ ; as input tlux rises, V7 talls proportionately, so the voltage at the TEST POINT can be used as an Indicator of the average Input




Figure 9. Receiver Block Diagram.

tlux. With respect to the Receiver optical port, the responsivity of the PIN photodiode is approximately 0.4A/W, leading to the expression:

(17) AVERAGE INPUT FLUX, 
$$\phi_{AV}(\mu W)^{\text{pc}} = \frac{[V_{TMAX} - V_T] (mV)}{10}$$

where V<sub>TMAX</sub> = Test Point Voltage with no optical Input signal.

The instrument for observing  $V_T$  must not load the Test Point significantly, so an input resistance of 10M $\Omega$  is recommended.

As described above, whan the input flux is et the averege level, the positive-going end negetive-going output voltages Vp1 and Vn1 are approximately equal. Notice that this makes the outputs of both logic comparators low. A positive flux excursion, rising faster than the do restorer (with its long time constant) can follow, will cause VP1 to rise and VN1 to fall. If the positive flux excursion is high enough, the LOGIC HIGH COMPARATOR input voltage (VP2 - VN1) becomes positive, and a SET pulsa is produced for the R-S Ilip-flop. [Similarly, a negative flux excursion of such amplitude would make (VN2 - Vp1) become positive and a RESET pulse would be produced. A larger amplitude of positive flux excursion would make the POSITIVE PEAK DETECTOR input voltage (VP3 - VN1) change from negative to positive end cause current to flow Into the ALC FILTER capacitor, When the voltage VA starts to rise above VREF, the ALC AMPLIFIER output will operate on the GAIN CONTROL AMPLIFIER to limit the Receiver's forward gain. Notice that the ALC action is the same for a negativa flux excursion, so that the Receiver's gein limitation is determined EITHER by positive flux excursion OR by negative flux excursion — whichever is the larger. For this reason, the positive and negetive excursions must be nearly balanced with respect to the average flux. The allowable imbelance is detarmined by the values of the resistors in the negative and positive voltage dividers. The ALC action limits the meximum excursion to a voltage to (R<sub>1</sub> + R<sub>2</sub>), whereas the togic threshold is only to R1. Actuel limits are established by the tolerances on the resistors and current sourcas. Notice that the ALC voltage, VA, activates both the ALC COMPARATOR and the LINK MONITOR COMPARA-TOR. Therefore, a "high" LINK MONITOR signifies two conditions:

- The input flux excursions are high anough to cause ALC action (gain fimitation).
- The excursions are more than adequate for operation of the logic comparator.

Notice that the LINK MONITOR could be "high," but k could be outside the specified limits such that  $P_e$  exceeds  $10^{-9}$ . Conversely, because of sefety margin in the Receiver design, it is also possible to have  $P_e < 10^{-9}$  when the flux excursions are too small to make the LINK MONITOR "high".

## OPERATION OF THE HEWLETT-PACKARD SYSTEM

#### With Hewlefi-Packard Components Exclusively

The main concern in a tiber optic fink is the flux budget. Other ereas of concern are: data rete, data format, and the Intertaca with other elements of a data transmission system. Flux budgeting, using the Hewlett-Packard Transmitter, Receiver, Connector, and Cabla components is very straightforward for most applications. It is necessary only to use the data sheet information correctly in making the coupling loss and transmission loss allowances.

When used with other Hewlett-Packard components, the characteristics of the Receivers are not critical. Their optical ports heve a diameter and N.A. which are both greater then the size and N.A. of the Hewlett-Packard Cable. The Racelvers also have e high responsivity and the spectral rasponse is nearly constant over the spectrums radiated by Hewlett-Packard Transmitters.

#### With Components From Other Manufacturers

When using the Hewlett-Packard Receivers with other cables, it may be necessary to account for N.A. loss and/or erea mismatch loss. When other sources are used, it may be nacessary to compute an effective flux ratio:

(18) EFFECTIVE FLUX RATIO, EFRs = 
$$\frac{\int \phi_{\lambda} R_{r\lambda} d_{\lambda}}{\int \phi_{\lambda} d_{\lambda}}$$
(Source Spectrum)

where  $R_{r\lambda}$  is the reletive response of the Receiver (from data sheet)

φλ is the spectrel flux function of the sourca

If the transmission loss of the cable varies sharply over the wavelength range of the source spectrum, then the spectral transmittance of the cable should be included in the computation of EFR. The spectral transmittance varies with cable length, so the integration must be performed using the cable length required in a particular installation:

(19) EFFECTIVE FLUX RATIO, EFRCS = 
$$\frac{\int \tau_{\lambda} \phi_{\lambda} R_{\tau \lambda} d_{\lambda}}{\int \tau_{\lambda} \phi_{\lambda} d_{\lambda}}$$
(Cable and Source)

where  $\tau_{\lambda}$  is the spectral transmittance of a particular length of fiber optic cable, computed as:

(20) 
$$\tau_{\lambda} = 10^{-\left(\frac{\varrho}{10}\right)\alpha_{0\lambda}}$$

where  $\alpha_{0\lambda}$  is the spectral function in (dB/km) of the fiber optic cable and  $\ell$  is the particular cable length (km)

Notice that as the length is reduced,  $\tau_{\lambda}$  becomes more neerly a constant and may be factored out of both numerator and denominator of Equation (19), When EFR is significantly less than unity, it enters the flux budget expression, Equation (11).

(21) 10 
$$\log \left(\frac{\phi_T}{\phi_R}\right) = \alpha_{TC} + \alpha_{CR} + n\alpha_{CC} + \alpha_0 \ell + \alpha_M$$
  
-10  $\log \left(EFR\right)$ 

See Equations 11, 18, and 19 for definition of terms.


The optical ports of Hawlett-Packard Transmitters are designed for mating with Hewlatt-Packerd Cable/Connector assemblies, but their characteristics require a little more attention than do the Raceiver optical ports. The Transmitter and Cable/Connector data sheets should be consulted for the correct values of size and N.A., or for the directly-given velue of transmitter-to-fiber coupling loss,  $\alpha_{\rm TC}$ , to use in flux budgeting. In applications having very short transmission distances, but raquiring a number of in-line (cable-to-cable) connections, it is likely to be edvantageous to use fiber optics of larger core diameter

and N.A., such as some of the plastic types. The larger core diameter reduces the likelihood of losses in connectors due to misalignment. Depending on the size and N.A. of the Transmitter optical port, a larger core diameter and N.A. in the liber optic cable may also reduce  $\alpha_{\text{TC}}$ , but if the cable core diameter is loo large, the cable-to-receiver loss,  $\alpha_{\text{CR}}$ , may be excessive.

#### Data Rate and Format

The other areas of concern (data rate, data format, and interface) are interactive, depending on system requirements. In any single transmitter-to-receiver (ink, the flux budget along with probability of error Pe, establish the signaling rate, in baud units, while the data rate, in bits per second, depends also on the data format, or transmission code. NRZ (Non-Return-Io-Zero) is the term for a transmission code in which the signal does not periodically return to zero. If a stream of NRZ data contains a series of consecutive "1's", the signal remains

at the "1" level; similarly, the signal remains at the "0" level for consecutive "0's". With RZ (Return-to-Zero) codes, the level periodically changes from high level to low level or back, never remaining at either level for a period of time longer than one bit Interval. Some examples of codes are given in Figure 10. Notice that NRZ code uses the channel capacity most efficiently since it requires only one code Interval per bit interval. The RZ codes Illustrated use two code intervals per bit interval while other codes may require an even higher channel capacity for a given data rate. NRZ code requires a clock signal at the receiving end to define, for each interval, the point in time at which the data is valid. The time at which the data is clocked must be sufficiently clear of the interval edges to avoid phase-shift errors due to fitter, rise time, or propagation delay. Since the clock signal is separately transmitted, phase shift in the clock channel can contribute to the phase-shift error unless it is equal, in direction and magnitude, to the phase shift in the data channel. For this reason, fiber optic



	CODE	DESCRIPTION	CHANNEL REGUIRED	REQUIRES DC7	REQUIRES CLOCK?
А	NON-RETURN TO ZERO (NRZ)	High during entire "mark", low during solue "space" interval	1 Mbaud per Mb/m	YES	YES
В	RETURN TO ZERO (RZ)	Low during entire "space", momentarily high during "mark" interval	2 Mbaud per Mb/s	₩ū	YES
С	MANCHESTER (SELE-CLOCKING RZ)	Positive transition for "speci", negative tetristion for "mark"	2 Mbaud per Mb/s	NO	NO
0	BIPHASE MARK IMANCHESTER II)	Each bit period begins with a transition. "Space" has NO transition during bit period — "mark" has one transition during bit period.	2 Mbaud per Mb/s	NO	NÖ
Е	BIPHASE SPACE	Same as Biphase Mark except "merk" and "space" reversed	2 Mbaud per Mb/s	NO	NO

NOTE THAT C. D. E HAVE 50% DUTY FACTOR (k = 1.00)

Figure 10. Exemples of NRZ and RZ Code Patterns.

channels carrying clock signals should use the same type of cable and the same length, unless the transmission distance is very short. Note that the transmission time delay in an optical fiber depends on the core index of refraction:

(22) TRANSMISSION DELAY, 
$$i \varrho = \left(\frac{1}{c}\right) \ell n$$

where c is the velocity of light in a vacuum, c=3x10am/s is the fiber optic cable length (m) a is the core index of refraction

and ditterential delay between a data channel end a clock channel is:

(23) DIFFERENTIAL DELAY, 
$$I = \left(\frac{1}{c}\right) [\Re_{2}n_{2} \cdot \Re_{1}n_{1}]$$

Some RZ codes are selt-clocking - i.e., a separate channel to transmil the clock signal is not required, so there is no problam with differential dalay. For this reason, RZ codes may be preferred even though the data rate is less than that of NRZ. Note that In its internally coded mode, the Hewlett-Packard liber optic system transmits either NRZ or RZ codes of erbitrary format and duty factor. In the externally coded mode, the system requires the code to be RZ; moreover, the duty factor of the code must be 50% and the signal must remain LESS than 5  $\mu$ s in either high state or low state.

The Hewlell-Packerd system is capable of a 10 Mbaud signaling rate. It a higher data rate is required, the data stream can be divided among edditional channels. If each channel is RZ coded, such as with Manchester code, the capacity of each channel is 5Mb/s and it the total dalarate requirement is 20Mb/s, four channels are required. Using NRZ, the 20Mb/s data can be transmitted on two channels, with a third channel for the clock signal. Thus, if the data rate regulrement exceeds 15Mb/s, the NRZ tormet requires tower tiber optic channels.

#### System Configuration

The simplex arrangement in Figure 11 allows data in one direction only, and the format should, therefore, include error checks, such as parily bits. The full duplex arrangement requires two Transmitter/Receiver (T/R) pairs and two cables but allows data to go in both directions simultaneously. If, at a given time, Station 1 is transmitting, the return transmission from Station 2 can be unrelated to the Information from Station 1, but could elso be a relay or re-transmission of the data received by Station 2, so a logic delay and comparator circuit in Station 1 can check for errors and allow corrections. The same is true for the full Iriplex arrangement. Extension to larger numbers of stations is possible and the benefits are The same, but the number of T/R pairs increase rapidly, as shown by the series in Figure 11, requiring n (n-1) T/R. pairs for n stations.

Halt-duplex (not illustrated) is a means for allowing two stations to alternately use the aametransmission medium. With a wire cable, half-duplex operation is commonly and easily done; it can also be done with fiber optic cable but the tiber-turcating couplers for accomplishing it are very lossy, are not commonly available, and will not be discussed.

Data interchanga among a large number of stalions can be accomplished with fewer T/R pairs by using the Masler Station Multiplex (MSM) arrangement in Figure 12. The MSM arrangement requires only 2(n-1) T/R pairs for n stations (master + (n-1) alayes). Its operation differs from the full n-plex arrengement of Figure 11 in that only the master station transmits directly to all other stations. Deta from any slave station is transmitted to master and re-Iransmitted to all slave stations according to the "re-Transmit enable" (E1...Ex) selection made in the master station. Thus, a complete error check is possible. Regardless of how meny slava stations are added, the Iransmission delay from any alave to any other sleve la just the delay of two fiber optic links plus the propagation

2

н 12 20




Figure 11. Simplex, Full-Duplex, Full Triplex, Full-n-plex Fiber Optic Links.




Figure 12, Master Station Multiplex Arrengement for Fiber Optic Links.

delay in the master stetion's refay circuit. The time delay between re-transmission from the mester and the error-check return trensmissions from the slaves is the same if each link length is the same, i.e., two links plus relay time. Notice that a complete error check requires en error check in the master, plus an error check in the station where the data originated. Another feature of the MSM system is that any slave stetlon can be disconnected or turned oft without affecting the other stetions. With slightly more complicated relay control logic in the mester stations, the MSM system can provide even more tlexibility in the control of deta movement — the schematic in Figure 12 is intended only to illustrate the potential flexibility of MSM.

At the expense of less flexibility and longer transmission delay, multiplex operation can be done with an even smaller number of T/R peirs by means of Looped-Station Multiplexing (LSM) as in Figure 13. In addition to requiring only in T/R pairs for in stations, LSM offers the advantage

that an error check is required only at the station from which the date originates. There are some disedvantages. A relatively minor disedvantage is the date delay around the loop to where the data originated. A less minor disadvantage is the fact that, even if one of the stations in the foop is designated for loop control, it does not have control as absolute as that of the master station in MSM. A major disadvantage is that removal of one or more stations from the loop may require a re-run of the tiber optic ceble unless the flux budget ellows insertion of a connector to replace the station(s) removed. There is some error accumulation around the loop, but this is not a disadvantage it error correction is epplied.

#### Error Accumulation

Where error correction is inconvenient or impossible, the eccumulation of error through deta relay units may be significant. With Hewlett-Packerd components operated within the limits prescribed by the data sheet parameters end the flux budget, any point-to-point link has a




Figure 13, Looped-Stations Multiplex Arrangement for Fiber Optic Links.

probability of error  $P_e < 10^{-9}$ . This means that  $P_e < 10^{-9}$  as long as the loss margin,  $\alpha_{\rm M}({\rm dB})$  is above zero. With a number, n, of repeater links, the worst case estimate of cumulative probability of error is the RMS value:

(24) CUMULATIVE PROBABILITY OF ERROR, 
$$P_{e,n} = 1 - \prod_{l=1}^{n} (1 - P_{e,l}) \approx \sum_{i=1}^{n} P_{a,l}$$

where Paj is the probability of error in link "i"

If each link has the same probability of error,  $P_e$ , then the cumulative value of  $P_e$  is estimated et:

However, as in any chain, the probability of error is usually just that of the "weekest link," that is, the link having the highest probability of error.

Measuring the probability of arror can be very timaconsuming if  $P_e$  has a very low value. For instance, if  $P_e=10^{-9}$  at 10 Mbaud (BER  $=10^{-9}$ ), This suggests that if the system is operated for 100 seconds at 10 Mbaud (eccumulate 109 bits) with one arror, the  $P_\theta=10^{-9}$  is verified. This is not necessarily true. The significance of  $P_e=10^{-9}$  is that over several such periods the avarage error is one per 100 seconds. A less time-consuming procedure is to lower the signal (flux) level until the error rate,  $P_{e,N}$  is measurably high in a comtortable period of time, and note this flux level as  $\phi_N$ , the Noise measurement tlux level. The operating flux level is designated  $\phi_0$ , and is found from the ratio:

26. 
$$\frac{X_0}{X_N} = \frac{\phi_0}{\phi_N}$$
 and  $X_0 = X_N \frac{\phi_0}{\phi_N}$ 

and from the complementary error function:

$$\begin{split} &P_{e}=\text{erfc}~(X_{0})=1-\text{ert}(X_{0}) \quad \text{calculated for } \phi_{0} \\ &P_{e,N}=\text{erfc}(X_{N})=1-\text{erf}(X_{N}) \text{ measured at } \phi_{N} \\ &\text{erfc}(X)\approx\frac{.54}{X}\{\epsilon^{-X^{2}}\} \text{ for } P_{e}\leq 10^{-4} \end{split}$$

This measurement and relationship can be useful in evaluating the relativa merits in the tradeott between running a single link over a long distance versus operating with one or more repeaters. The use of repeaters usually yields the lower P<sub>B</sub>, but may be "overkill" in some cases.

## INSTALLATION, MEASUREMENT, AND MAINTENANCE

The shieldad metal packages of Hewlett-Peckard Fiber Optic Modules are very sturdy and can be mounted in any position. Both Transmiller and Recalver dissipate very low power, so heat sinking is not required. A cool location is preferred, especially for the Transmitter. The main concern in selecting the locations of both modules is accessibility of the optical ports.

#### Mounting

The preterred mounting is with Iwo #2-56 screws on a printed circuit board. Clearance must be provided for the Lock Nul, which protrudes 0.5mm to 1.0mm (depending on engular position) beyond the plana of the module's boltom surface. The usual way to deal with this is to allow the Lock Nut to overhang the edge of the P.C. board es in

Figure 14. Lock Nut clearance could also be provided by en opening in the board, or by using weshers of 1mm thickness on the #2-56 mounting screws to space the Module bollom 1mm from the board. Screws entering the #2-56 tepped hoies MUST NOT TOUCH BOTTOM AS THIS MAY DAMAGE THE MODULE. The #2-56 tapped hole is 5.6mm (0.22 in.) deep, which provides an ample purchase on the thread.

	Boerd (ness	Recommended Screw Length — mm (in				
mm	ln.	W/O Specer	W/1-mm Spacer			
0.79	1/32	4.78 (.188)	6.35 (.250)			
1.59	1/16	6.35 (.250)	6.35 (.250)			
2.38	3/32	6.35 (.250)	6.35 (.250)			

The #2-56 holes near the tront of the package are the only screw holes that may be used for mounting the module. UNDER NO CIRCUMSTANCES MAY THE SCREWS ALREADY INSTALLED OR THE SET SCREW BE DISTURBED. Disturbing these may cause interior damage.

For additional support, the electrical leads may be bent down and soldered into the P.C. board. In bending the leads, care must be taken to avoid strain at the point where the leads enter the glass seal. This can be done by applying mechanical support between the module and the bending point which should be at least 1.0mm (0.04 ln.) from the end of the module. A needle-nose piters can also be used to bend the leads individually, providing no bending moment is transferred to the seal. See Figure 14 for details fo these techniques.

Panel mounting can also be used. This is an especially ellractive mounting when R.F. shield integrity must be maintained. As seen in Figure 15, the panel thickness must be less than 4mm (5/32 ln.) and have a counter-bore to receive the Lock Nut. This will make the mounting secure and feave enough of the Berrai outside the panel to permit installation of an external mounting nut as well as the Cable Connector.

#### Fiber Optic Cable Connections

The data sheet caulions against disturbing the Lock Nutiend Barret. This is to prevent damage by someone who has not read the following material:

As seen in Figure 16, there is a clearance between the interior end of the Berrel and a shoulder on the Fiber Ailgnment Sleeve. It fills clearance is not maintained, there is a risk that a lorce applied to the Berrel may be transmitted by the Fiber Alignment Sleeve to the optical tiber stub, forcing the stub against the face of the source or detector. The source (or detector) is an extremely tragile semiconductor device and even a very small force can cause severe demage. Should it be necessary to remove the Lock Not end Barrel, they should be reinstelled with this procedure:

- Lightly and carefully thread the Barrel into the Module body until it comes egainst the shoulder of the Fiber Alignment Steeve.
- Back The Barrel OUT ONE FULL TURN, then HOLD THE BARREL FROM TURNING while sealing the Lock Nut securely against the body. During Ilnal tightening of the Lock Nut, the Barrel may be allowed to enter no mora than HALF A TURN.




Figure 14. Lead Banding and P.C. Board Mounting.




Figure 15. Panat Mounting.

When Hewlatt-Peckard Ceble Connactors ere joined, either to each other or to the optical port of a Transmitter or Racalvar, there is a cylindricel spring Sleeve that aligns the Ferrules. This is shown in Figures 16 and 17. It may be difficult to see, but the Sleeve does have a slightly flattened "leaf" on aither side of a notch. The notch makes the leaves spring seperetely, ellowing the Ferrules et

opposite ends of the sleeve to heve slightly different diameters and yet be firmly eligned by the curvad interior well. A chamfer on the edge of the Ferrule alds insertion. In making tamporary Cable-to-Ceble connection, it is permissible, and often convenient, to omit the Barrel, since it does not perform an alignment function. When the Barrel is used for a more sturdy joint, the connection procedure is:

- Install the Sleeve and Berrel on one Connector, using only FINGER TIGHTNESS of the Coupling on the Berrel
- Start the Ferrule of the second Connector Into the Slaeva.
- Engage tha Coupling on the Berrel threeds and tighten FINGER TIGHT.

Alignment of the Farrulas (and hence the fibar optics) is performed by the Sleeve; the Berrel end Couplings are Intended only for tensile support, but if they ere OVER tightened, they may cause misalignment. Loss of coupling due to misalignment can be observed at the  $V_T$  (Test Point) on the Receiver when the System is active:  $\Delta V_T/\Delta \phi \approx 10 \text{mV}/\mu\text{W}$ .




Figure 16. Opto-Mechanical Structure of T/R Modules.




Figure 17. In-Line Connector Arrangement.

The procedure ebove applies also to making Ceble connection at the Receiver and Transmitter, except thethe Steeve and Berrei ere already installed. In menutacture, the Steeve in the Module is pre-stressed for elighter tit on the Ferrule in the Module than on the Ferrule in the Connector. The Steeve is not likely to be puilled out when the Module is disconnected, but if that does happen, it can be reinstelled without removing the Barrel by using the Connector Ferrule to guide and support it.

In connecting liber oplics other than those from Hewlett-Packard to e Hewlett-Packard module, it is necessary to center the fiber in a cylinder with the same outside diameter as the Hewlett-Packard Ferrule over e length (to Ilrst shoulder) equel to hall the length of the Sleeve, i.e., 3.5mm. This is edequete for a temporary connection. For emore permanent connection, add a coupling to fit the #10-32 thread on the Berrel.

#### **Power Supply Requirements**

Power supply lines for the Transmilter and the Receiver should each heve e pi filter of two  $60\mu F$  shunt capecifors and a  $2.2\mu H$  (<10) inductor. The Transmitter needs this filter to prevent transients from reaching other equipment when the LED (or IRED) currents are switched. The Receiver needs the filter to keep line transients from interfering with its extremely sensitive amplitier. In addition, the Receiver may need its own regulator, es shown in the date sheet, to prevent low-frequency transients or ripple from interfering with the data streem. If a regulator is used, the pi filter should be between the regulator output and the Receiver supply terminal. The Transmitter needs no regulator if the supply voltage is in the specified range.

#### System Performence Evaluation

System performance checks may be done by using errordetection equipment, such as the Hewlett-Packard Mod. 3760A Word Generelor and 3761 Error Detector as indicated in Figure 18. The Mod. 3780A Pattern Generator/Error Detector which contains both word generator end error detector is also usable, although it has less tfexibility in word generation and a lower date rete capability. These instruments have low-Impedance (50Ω and  $75\Omega$ ) inputs and outputs. The outputs have adequate vollage swing to drive the Fiber Optic Transmitter Data Input, but ringing may occur unless the signal line is properly terminated. The low-impedence inputs require a bufler amplitier between the Receiver output and the Error Detector Input. Here elso the vollege swing is ample, so e simple emitter tollower will do as a bufler.

With Mode Select "low" (on the Fiber Optic Transmitter), the Word Generalor may be set for either NRZ or RZ code, end there is no restriction of any kind on word length or composition (pseudo random or selected). With Mode Salect "high", the code selection can be either NRZ or RZ bull in either code the word composition must be such that:

- 1. No interval >  $5\mu s$  of consecutive marks or consecutive spaces
- Duly lactor: .44 < DF < .57 or .75 < k < 1.25</li>

The first condition cen be exemined with an oscilloscope, but if word length is such that:

then lihere is no way that environsecutive marks or spaces can extend over  $5\mu s$ .

The essiest way to check duty lector is by observing k directly on an ac coupled oscilloscope; first establish the baseline position (e.g., center of scope face) with zero signel input, then with the dela signal applied:

where the oscilloscope deflects upward for positive input. For this observation, the oscilloscope need not be synchronized — it could be free-running. The word composition should be edjusted to bring k within the specilied limits. The word composition can be adjusted by adding zeroes, changing word length, or by handselecting the bit sequence.

Eilher error detector has two modes of operation: BER (Bil Error Rate) mode end "count" mode. The count mode is simplest to use end gives en earlier indication of the result of any system edjustment.




Figure 18. Bit Error Rate Measurement Arrangement.

With the System at normal operating thux level, the error rate is so low that it would take several hours or even days to make an accurate BER measurement. If the flux level is reduced, SNR talls and BER rises until it becomes meesurable. Then the error function [see Equation (26)] can be applied to determine the BER at the normal flux level in terms of the ratio  $\phi_{\rm O}/\phi_{\rm N}$  where  $\phi_{\rm O}$  is the operating tiux level and  $\phi_N$  is the tiux at the reduced level where the BER was measured. The problem now is that do may be too low to measure with equipment at hend. The solution is in the Receiver Test Point voltage, VT, which varies linearly as Receiver input flux — see Equation (17). But even this method has limits; when the flux becomes a small traction of a microwatt, the voltage difference (V<sub>TMAX</sub> - V<sub>T</sub>) cannot be accurately observed. The solution to this problem is in the Transmitter-to-Cable connection. Just back off the Coupling, noting the number of turns while observing V<sub>T</sub>, then plot a curve like that of Figure 19. The curve is quite repeatable it care is taken to avoid backlash end rotation of the Connector Body (rotate Coupling only) but the curve is not the same for each System.

#### Operating Mergin Measurement

The tlux budget margin,  $\alpha_M$ , for a given  $P_e$  can be tound using the Connector on the Transmitter as an adjustable attenuator as described above, proceeding as follows:

- 1. Prepare a curve similar to Figure 19.
- 2. Count the turns, N, needed to get measurable error,  $P_{\theta,N}.$
- Find α<sub>N</sub>(dB) from N and the curve from Step 1.
- 4. Find  $X_N$  from erfc  $(X_N) = P_{\theta,N}$  (measured).
- Find X<sub>0</sub> from erfc (X<sub>0</sub>) = P<sub>e</sub> (glven).

(27) 
$$\alpha_M(dB) = \alpha_N$$
 - 10 log  $\frac{X_0}{X_N}$  FOR GIVEN Pe

Absolute flux levels at "N" turns can be found by measuring the flux level when N = 0 and applying a retio. A rough measurement can be made using the Test Point voltage, VT, and Equation (15). A more precise measurement requires a callbrated radiometer, such as the EG&G Mod. 550, used as shown in Figure 20a. With its "flat" filter installed, the EG&G Mod. 550 reads the radiant






Figure 19. Flux Decoupling by Rotation of Connector Coupling.



#### (a) MEASUREMENT OF TRANSMITTER AVERAGE FLUX



(b) MEASUREMENT OF AVERAGE RECEIVER INPUT FLUX AND FLUX DECOUPLING AT TRANSMITTER CONNECTOR.

Figure 20. Flux Measurament with EG&G Mod 550 Radiometer.

incidance, E, in W/cm² on an aperture aree,  $A_D=1$  cm² and N.A. = 1. With the filter removed, a fiber optic cable can be placed so close to the eperture that there is no flux loss, end since the rediometer N.A. exceeds the fiber N.A., the radiometer will heve e reading in W/cm² which is numerically equal to the flux in watts. However, e correction must be made for the removal of the filter.

The Insertion loss of the filter must be evaluated at the measurement wavelength because if varies with wavelength to compensate for spectral variation in the response of the silicon defector. The arrangement shown in Figure 20 for measurement of radiant intensity is a good one for measuring insertion loss of the filter. Two observations are made — one with and one without the filter. Error due to ambient radiation is evoided by working in subdued embient end for each observation faking two radiometer readings (source off and source on); the difference in readings is the observation of the radiant incleance, Ee, produced by the radiant intensity, Ie, of the source. The ratio of the two observations gives:

(28) FILTER INSERTION LOSS, 
$$\alpha_F = 10 \log \frac{E_{e(filter \ out)}}{E_{e(filter \ in)}}$$

This same arrangement can be used to measure the average flux of the Transmiller as shown in Figure 20b. From the observation of  $E_{\rm e}$  with the littler IN:

(29) AVERAGE INTENSITY, 
$$I_{e} \left(\frac{\mu W}{sr}\right) = E_{e} \left(\frac{\mu W}{cm^{2}}\right) \times d^{2} (cm^{2})$$

(30) AVERAGE FLUX, 
$$\phi_{\theta}(\mu W) = I_{\theta} \left( \frac{\mu W}{sr} \right) \left[ \frac{\phi(\theta)}{I(0)} (MAX) \right]$$

value from radiation pettern integral > In Trensmitter Data Sheet

#### SYSTEM MAINTENANCE

#### Preventive Maintenance

Long-lerm degradation occurs in any LED and LED degradation affects the Hewlett-Packerd Fiber Optic System in Iwo ways: reduced average flux, affecting either externally- or internally-coded mode, and altered flux excursion ratio, affecting only the infernally-coded mode. Significant degradation of either the flux or the flux excursion ratio can be detected by regular observation of the flux margin,  $\alpha_{\rm M}$ , and of k.

 $\alpha_{\rm M}$  is evaluated as explained under Operating Margin Measurement from Equation (27). A plot of  $\alpha_{\rm M}$  egainst the logarithm of the cumulative hours of operation will allow an estimate to be made of the operating time remaining until  $\alpha_{\rm M}=0$  FOR THE Pe DESIRED.

k must be evaluated by measuring  $\phi_{H^+}$   $\phi_{M^+}$  and  $\phi_L$  as explained in the Transmiller description. The Test Point voltage can be used in making this measurement — see

Equation (15). The upper and lower margins on k for a particular Receiver can be found by operating the Transmitter with Mode Select "high" and a rectangular signal (I  $\approx$  500kHz) at Data Input. As the duly factor of the signal is varied, the limits on k are found as those at which the Receiver falls to follow the Data Input signal.

(31) 
$$k = \left(\frac{1}{ffp}\right) - 1 = \frac{1}{\frac{1}{flN} - 1}$$


where ftp is the positive-pulse duty factor ft<sub>N</sub> is the negative-pulse duty factor

Changes in k do not affect externally-coded mode performance, and if this mode is used, then flux mergin,  $\alpha_{\rm M}$ , is the only concern.

#### Corrective Mainfenance

Trouble in the System may range from complete breakdown to excessive BER. The flux used in the Hewlett-Packard System is visible so the cause of complete breakdown can sometimes be localized by simply looking at the output of the Cable end the Transmiller. If there is visible output from the cable, then, when the Cable is connected to the Receiver, there should be an 8mV change in Test Point voltage, VT, as the Transmitter (Mode Select "low") is turned on and off by swifthing Vcc. If  $\Delta V \tau$  is more than 8mV but the system is not working. Then either the Receiver logic is not functioning properly or the flux excursion ratto, k, is either too high or loo low. Excursion ratio can be checked as described above, using V<sub>T</sub>. If k is safisfactory, the logic mallunction could be due to incorrect supply voltage or output loading.

If the System is functioning but has excessive BER, either the flux end flux excursion ratio are marginal (can be checked as described above) or there is too much interference from noise or other effects. If the Data Input voltage levels are correct, either random noise is high or errors are occurring due to incorrect supply voltage or output loading, or due to noise on the supply line. Rendom noise effects can be checked by lowering the flux level to a point where Pe is measurably high. If Pe verles with flux level according to  $P_e = erlc(X)$ , as in Equation (26), then the problem is excessive random noise. Random noise can elso be checked by changing the data rate while the Il ux level is low enough to make Pe measurable. If Pels the same af any data rate, the problem is excessive random noise. Excessive random noise is more likely to occur in the Receiver than in the Transmiller; the best way to check is by replacement of the Receiver. Noise on the supply line is difficult fo trace. If there is any doubf, the Receiver should be operated from its own supply (e.g., a 5V regulator). Receiver noise should be low enough to make  $P_e < 10^{-9}$  at 10 Mbaud with normal flux level |  $\Delta V_T > 8$  mV by the method described above indicates normal flux level).



### **APPLICATION NOTE 1001**

## Interfacing the HDSP-2000 to Microprocessor Systems

#### INTRODUCTION

Over tha past two years, the need for elphenumeric displeys has grown very rapidly due to the extensive use of microprocessors in new systams design. The presence of the microprocessor in such systems substantially simplifies the traditionally difficult task of designing en alphenumeric display into a system. This task is further simplified by using a displey element such as the HDSP-2000 which has in one peckage afour character display, as well as most of the basic electronics necessary to drive the display. Depending upon overall systems configuration, microprocessor time available to dedicate to display support, and the type of information to be displayed, one may choose several different partitioning schemes to drive such a display.

This note will deal with four different techniques (see Figure 1) for Interfecing the HDSP-2000 displey to microprocessor systems:

- The REFRESH CONTROLLER Interrupts the microprocessoret a 500 Hz rate to request refresh data for the displey.
- The DECODED DATA CONTROLLER accepts 5 x 7
  matrix date from the microprocessor and then
  automatically refreshes the display with the same
  information until new date is supplied by the
  microprocessor.
- The RAM CONTROLLER eccepts ASCII data end interfaces like a RAM to the microprocessor.
- The DISPLAY PROCESSOR CONTROLLER (HDSP-247X series) employs e dedicated single chip microprocessor as a date display/control/keyboard interface which has meny of the teatures of a complete terminal.

The Interfece techniques depicted are specifically for the 8080A or 6800 microprocessor families. Extension of these techniques to other processors should be a relatively simple software chore with little or no hardware changes required.


#### **COMPARISON OF INTERFACE TECHNIQUES**


The choice of a particular interface is an important consideration because It effects the design of the entire microprocessor system. The REFRESH CONTROLLER provides the lowest cost interface because it uses the microprocessor to provide ASCII decoding end display strobing. Because the ASCII decoder is located within the microprocessor system, the designer has total control over the display tont within the progrem. This feature is perticularly important when the system will be used to display different languages and special graphic symbols. However, the REFRESH CONTROLLER requires e significant amount of microprocessor time. Furthermore, while the interrupt allows the refresh progrem to operate asynchronously from the main program, this technique limits some of the softwere techniques that can be used in the mein orogram.


The DECODED DATA CONTROLLER requires microprocessor interection only when the display message is changed. Like the REFRESH CONTROLLER, the ASCII decoder is located within the microprocessor progrem, However, the time required to decode the ASCII string and store the resulting 5 x 7 display data into the interface requires several milliseconds of microprocessor time.

The RAM CONTROLLER elso requires interection from the microprocessor system only when the displey message is changed. Because the ASCII decoder is located within the display interfece, the microprocessor requires much less time to load a new message into the displey.

The DISPLAY PROCESSOR CONTROLLER, the HDSP-247X series, is the most powerful interface. The softwere within the DISPLAY PROCESSOR CONTROLLER further reduces the microprocessor interection by providing more powerful lett end right deta entry modes compared to the RAM entry mode of the DECODED DATA and RAM CONTROLLERS. The DISPLAY PROCESSOR CONTROLLER can also provide features such as a Blinking Cursor, Editing Commends, end a Data Out function. One version of the DISPLAY PROCESSOR CONTROLLER allows the user to provide a custom ASCII decoder for applications needing a special cherecter font.











Figure 1. Four Different Techniques to Interface the HDSP-2000 Alphanumeric Display to a Microprocessor System

#### MICROPROCESSOR OVERVIEW

In order to effectively utilize the interface techniques listed above, an understanding of microprocessor fundamentals is required. A microprocessor system usually consists of a microprocessor, ROM memory, RAM memory, and some specific I/O Interfece. The microprocessor performs the desired system function by executing a progrem stored within the ROM. The RAM memory is used to provide a stack for the microprocessor. as well as a temporary scratchpad memory. The I/O Interfece consists of circultry that is used as an input to the system as well as an output from the system. The alphanumeric display subsystem would be considered part of this Interface. The microprocessor interfaces to this system through an Address Bus, a Deta Bus, end a Control Bus. The Address Bus consists of several outputs from the microprocessor (A<sub>0</sub>, A<sub>1</sub>...A<sub>n</sub>) which collectively specify a binary number. This number or "address" uniquely specifies each word in the ROM memory, RAM memory, and I/O Interface. The Date Bus consists of several lines from the microprocessor which are used both as inputs end outputs. The Data Bus serves as an input during a memory or I/O reed operation and as an output for a memory or I/O write operation. The Control Bus provides the required signels and timing to the rest of the microprocessor system to distinguish a memory read from a memory write, end in some systems an I/O read from an I/O write. These control lines and the timing between the Address, Date, and Control Buses vary for different microprocessors.

For the 8080A microprocessor, the Address Bus consists of 16 lines, the Data Bus consists of 8 lines, and the Control Bus consists of several lines including DBIN (Data Bus In), WR (Write), and clock signals φ1 and φ2. DBIN and WR are used to specify a memory read or write. The 8080A microprocessor provides several other control lines which are usually decoded with DBIN and WR to generate composite control signals MEM R (Memory Read), MEM W (Memory Write), I/O R (I/O Read), and I/O W (I/O Write). Since the alphenumeric displey subsystem is an

output of the microprocessor system, the timing between the Address Bus, Data Bus, and WR is of particular significance. This timing is generalized in Figure 2.



MINIMUM TIMES Inst							
TAM	<sup>©</sup> WA	WGT	t <sub>WD</sub>				
740	90	230	90				
560	80	140	80				
470	70	110	70				
	TAW 740 560	TAW TWA 740 90 560 80	740 90 230 560 80 140				

 $\tau_{AW} = 2i_{CY} - \tau_{DZ} - [140]AI, 130]A-2J, 110]A-1JJ$ 

two = two = tos + 10


 $I_{DW} = t_{CY} - t_{DZ} - [170(A), t70(A-2), 150(A 1)]$ 

From INTEL Component Data Catalog, 1978

Figure 2. Memory Write Timing for the Intel 8080A Microprocessor Family

The 6800 microprocessor has a 16 line Address Bus, 8 line Data Bus, and a Control Bus that Includes the signals VMA (Valid Memory Address), R/W (Read/Write), DBE (Data Bus Enable), and clock signals  $\phi_1$  and  $\phi_2$ . R/W specifies eithar a mamory read or writa whila VMA is used in conjunction with R/W to specify a Valid Memory Address. DBE gates tha internal data bus of 6800 into the Data Bus, in many applications, DBE is connected to  $\phi_2$ . The timing between the Address Bus, Data Bus, VMA, and R/W (when DBE =  $\phi_2$ ) is shown in Figure 3. Additional data hold time, th, can ba achieved by delaying  $\phi_2$  to the microprocessor or by extanding DBE beyond the failing edge of  $\phi_2$ .

The ASCII to 5 x 7 dot matrix decoder used by the REFRESH CONTROLLER and DECODED DATA CONTROLLER is located within the microprocessor program. This decoder requires 640 bytes of storage to decode the 128 character ASCII set. The decoder used by these controllers is formatted so that the first 128 bytes contain column 1 information; the next 128 bytes contain column 2 information, etc. Each byte of this decoder is formatted such that Ds through Do contain Row 7 through Row 1 display data respectively. The data is coded so that a HIGH bit would turn the corresponding 5 x 7 display dot ON. This decoder table is shown in Figure 20. The resulting 5 x 7 dot matrix display font is shown in the HDSP-2471 data shaet,



444441140000000000000000000000000000000	MINI	MINIMUM TIMES (ns)								
8800 MICROPROCESSOR	tt	₹AH	12	44						
6400, 1 <sub>CVC</sub> = 1000	630	30	225	tO						
68A00, t <sub>CYC</sub> = 666	420	30	80	10						
68800, t <sub>CYC</sub> - 500	290	30	60	tØ						

 $\tau_1[MIN] = \tau_{ijt}(MINI - \tau_{AD}[MAX])$ 

 $t_{Z}(M|N) = t_{EH}(M|N) - t_{DDW}(MAX)$ 

From MDTDROLA Semiconductor MC6800 Data Sheet IOS94711, 1978

Figure 3. Memory Write Timing for the Motorola 6800 Microprocessor Family

#### REFRESH CONTROLLER

The REFRESH CONTROLLER circuit dapicted in Figura 4 is designed for Intarface to either 6800 or 8080A microprocessors. This circuit operates by intarrupting the microprocessor every two milliseconds to request a new block of display data and column select data. Display data is loaded from the data bus into the serial input of tha HDSP-2000 vla a 74165 parallel in, serial out shift register. The 74LS293 counter and associated gates insure that only seven clock pulses are delivered to the shift registar and the HDSP-2000 for each word loadad. Column Select data is loaded into a 74174 latch which, In turn, drives the column switch transistors. The circuit timing relativa to the microprocessor clock and I/O is depicted in Figure 5.

Tha 6800 software necassary to support this Interface is divided into two saparate subroutines, "RFRSH" and "LOAD" (Figura 6). This approach is desirable to minimize microprocessor involvement during display rafresh. The subroutine "RFRSH" loads a new set of dacoded display data from the microprocessor scratchpad memory into the interface at each interrupt request. The subroutine "LOAD" is utilized to decode a string of 32 ASCII characters into 5 x 7 formatted display data and store this data in the scratchpad memory used by "RFRSH".




Figure 4. 6800 or 8080A Microprocessor Interface to the HDSP-2800 REFRESH CONTROLLER




Figure 5. REFRESH CONTROLLER Timing

Figures 7a and 7b depict two different software routines for interfacing the REFRESH CONTROLLER to an 8080A microprocessor. Tha two subroutines shown in Figure 7a are functional replacements for the 6800 program shown in Figure 6. The programs shown in Figures 6 and 7a require a 5n byta scratchpad memory where n is the display length. The routine in Figure 7b eliminates this scratchpad memory by decoding and loading data each tima a new interrupt request is received.

Because the microprocessor system is interrupted every 2ms, proper software design is especially important for the REFRESH CONTROLLER. The use of the scratchpad memory significantly reduces the time required to refresh the display. The fastest program, shown in Figure 6, uses

In-line code to access data from the bufter and output it to the display. This program requires 3.7% + .50n% of the available microprocessor time for a 1MHz clock. Thei program shown in Figure 7a is similar to the one shown in Figure 6, except that it uses a program loop instead of the in-lina code. This program uses 5.4% + .93n% of the microprocessor time for a 2MHz clock. These programs utilize a subroutine "LOAD" which is called whenever the display massage is changed. This subroutine executes in 10.2ms and 7.5ms respectively for Figure 6 and Figure 7a. The program in Figure 7b uses 7.6% + 1.35n% of the microprocessor time for a 2MHz clock. A 50% reduction in the previously dascribed microprocessor times can be achieved by using fastar versions of the 6800 and 8080A microprocessors.

LOC	CDDE	SDURCE :	TATEME	NTS	LOC	CDDE CDDE	SDURCE:	STATEME	NTS
	PT 04	•			0004 0005		RDVR CDVR	EQU EQU	0004H 0005H
0000 0002 0003	9F 05 9F 04 06 00	CDVR RDVR DECDR PDINT CDLMN COUNT	EQU EQU EQU RMB RMB RMB	SBF05 SBF04 50600 2 I	E002 E003	05 E0 FE FF FF	PDINT CDLMN COUNT	DRG DW DB DW	OESOOH OEGOOH BUFFR OFEH OFFFFH
0005 0007 0009 0008 000C	00 AD	ASCII DISPNT DCRPNT CDLCNT DIGCNT	FDB RMB RMB EMB BMB	DATA 2 2 1 1	EOA5 EOA7	A7 E0	ASCII DATA	DRG DW DS	0E0A5H DATA 32
000D 00A D		BUFFR DATA	RMB RMB	160 32	E400 E401		RFRSH	ORG PUSH PUSH	OE400H PSW B
0400 0400 0402 0405 0407	86 FF B7 BF OS DE 00 A6 00 B7 BF 04	RFRSH LOOPHH	DRG LDA A STA A LDX	\$0400	E402 E403 E406 F408 F40A F40C	ES 2A 00 E0 06 20 3E FF D3 0S 7E D3 04	LOOP	PUSIT LHLD MV1 MV1 DUT MOV DUT	H PDINT B, 32 A, OFFH CDVR A. M RDVR
040C 040E	A6 01 B7 BF 04 A6 IF B7 BF 04		LDA A	X, 1 E, RDVR X, 31 E, RDVR	E40F E410 E411 E414 E417 E419	23 05 C2 OC E4 3A 02 E0 D3 05 FE EF CA 28 E4		INX DCR INZ LDA DUT CPI IZ	H B LOOP CDLMN CDVR OEFH FIRST
04A7 04A9 04AC 04AE 04B0 04B2 04B4	96 02 97 9F 05 81 EF 27 10 D6 00 C8 20		STA A LDA A STA A CMP A BEQ LDA B ADD B	E, GOVEN D, COLMN E, CDVR 1, SEF LODPB D, POINT +1 1, 32 D, POINT +1	E41E E421 E422 E425 E428 E428 E428	22 00 E0 07 32 02 E0 C3 3A E4	FIRST	SHLD RLC STA JMP LXI SHLD MVI	PDINT CDLMN END H, BUFFR POINT A, OFEH
0496 0498 0498 049C 049F	24 03 7C 00 00 0D 79 00 02	LOOPA	BCC INC SEC RDL RTI	E, COLMN	E430 E433 E436 E437 E43A E43B	32 02 E0 2A 03 E0 28 22 03 E0 E1	END	STA LHLD DCX SHLD FDF FOP	CDLMN COUNT II COUNT H
04C5 04C7 04C8 04CA	DF 03 86 FE 97 02		LDX DEX STX LDA A	1, BUFFR D, POINT D, COUNT D, CDUNT I, SFE D, COLMN	E43C E43D E43E E441 E443 E446			POP RET LXI MVI LHLD MDV	D, BUFFR+31 C, 32 ASCII A, M
04CF 04D0 04D3 04D5 04D5	5F CE 00 0D DF 07 86 06 97 09	LOAD	CLR B LDX STX LDA A STA A	I, BUFFR D, DISPNT I, <decor D, DCRPNT</decor 	E447 E448 E44B E44D	23 22 A5 E0 26 E5 6F 06 O5 7E	LOOP2	INX SHLD MVI MOV MVI MDV	H ASCII H, DECDR/256 L, A B, S A, M D
04D9 04DB 04DB 04DF 04E1 04E3 04E3	97 08 86 20 97 0C 98 06 24 03 7C 00 05	LOOPI	LDA A STA A LDA A STA A ADD A BCC INC	1, 5 D, COLCNT 1, 32 D, DIGCNT D, ASCII+1 LOOP2 E, ASCII	E452 E453 E455 E456 E459 E45A	6F D2 5A E4 24 78	LOOF3	STAX MOV ADI MDV INC INR MDV	A, L 80H L, A LOOP3 H A. E
04EC 04ED 04EF 04FI	DE 05 09 A6 00 DF 05	LOOP2 LOOP3	LDX DEX LDA A STX ABA	D, ASCII	E45F E462 E463	5F 05 C2 50 E4 7B C6 5F		ADI MOV ECR INZ MDV ADI	32 E, A B LODP2 A. E 5FH
04F4 Q4F6 04F8 04FA			STA A LDX LDA A LDX STA A INX	D, DCRPNT+1 D, DCRPNT X, 0 D, DISPNT X, 0	E465 E466 E467 E46A	0D C2 43 E4		MOV DCR JNZ RET	E. A C LDDP1
04FF 0502 0504 0506 0508	DF 07 7A 00 0C 26 E6 CB 80 24 03 7C 00 09		DEC BNE ADD B BCC INC	D, DISPNT E, DIGCNT LOOP3 1, 580 LDDP4 E, DCRPNT					
	7A 00 0B 26 CD 39	LDDP4	DEC BNE RTS	E, COLCNT LOOP!					

Figure 6, 6800 Microprocessor Program Utilizing a 160 Byte RAM Buffer that Interfaces to the REFRESH CONTROLLER

FOC	CODE		SOURCE:	STATEME	NTS
0004 0005 E500			RDVR CDVR DECDR	EQU EQU EQU	0004H 0005H 0E500H
E002 E003 E005	07 f.0 fE FF FF 00 E5		ASCII COLNN COUNT BASE DATA	ORG DW DB DW DW DS	OEOODH DATA OFEH OFFFFH DECDR 32
F402 E403 E404 E407 E408 E408 E40E E40F E410 E412 E414	F5 C5 D5 E5 2A 05 E8 2A 00 01 JF 09 43 0E 20 05 FF D3 05	E0 r.0 00	ORG RFRSH	FUSIL PUSH PUSH PUSH LHED XCHG LHED LXI DAD MOV MVI MVI OUT MOV	OE400H PSW B D H BASE ASCII B, 31 B B. E. C., 32 A, 0F FII CDVR A, B
E418 E419 E41A E41C E41D E41E E421	86 5F 1A D3 04 2B OD C2 18 EB	E4		ADD MOV LDAX OUT DCX DCR JNZ XCHG	N E, A D RD\'R H C LOOF
F425 E427 E429	3A 02 D3 05 FE EC CA 3B	E0 £4		LDA OUT CPI JZ RLC	COLMN CDVR 0EFIL FIRST
E42D . E430 ( E431 ( E434 (	32 02 68 01 80 09 22 05	E0 00 E0		STA MOV LXI DAD SHLD	COLMN L, B B, 0080H B BASE
E43B E43D E440 E443 E446	C3 4D 3E FE 32 02 21 00 22 05 2A 03 2B	E.0 E.5 E.0 F.0	FJRST	JMP MVI STA LXI SHLD LHLD DCX	END A. OFEII COLMN H. DECDR BASE COUNT H
E44A : E44D   E44E   E44F ( E450	03 El D1 C1 F1	ΕO	END	SHLD POP POP POP FOP RET	COUNT II D B PSW

Figure 7b. 8980A Microprocessor Program that Decodes a 32 Character ASCII String Prior to Loading into the REFRESH CONTROLLER

#### **DECODED DATA CONTROLLER**

The DECODED DATA CONTROLLER circuit schematic for a 32 character display is depicted in Figure 8. The circuit is specifically designed for interface to an 8080A microprocessor. This circuit is designed to accept and store in local memory all of the display data for a 32 character HDSP-2000 display (1120 bits). The microprocessor loads 160 bytes of display data into the two 1K x 1 RAM's via the 74165 parallel in, serial out shift ragister. Each byte of data represents one column of display data. The counter string automatically generates the proper address location for each serial bit of data after initialization by MEM W. The character address, and the desired column. Once the loading is complete, the counter sequentially loads and displays each column (224 bits) of data at a 90Hz rate (2MHz input clock rate). The

timing for this circuit is shown in Figure 9. The software required to decode a 32 character ASCII string is shown in Figure 10. This program decodes the 32 ASCII characters into 160 bytes of display data which are then stored in the controller. The program requires about 6.6ms, for a 2MHz clock, to decode and load the message into the DECODED DATA CONTROLLER.

#### RAM CONTROLLER

The RAM CONTROLLER (Figure 11a) is designed to accept ASCII coded data for storage in a local 128 x 8 RAM. After the microprocessor has loaded the RAM, local scanning circuitry controls the decoding of the ASCII, the display data loading, and the column select function. With minor modification, the circuit can be utilized for up to 128 display characters. The RAM used in this circuit is an MCM6810P with the Address and Data inputs isolated via 74LS367 tristate buffers. This allows the RAM to be accessed either by the microprocessor or by the local electronics. The protocol is arranged such that the microprocessor always takes precedence over the local scanning electronics. The "Write" cycle timing for the RAM CONTROLLER is depicted in Figure 11b. This circuit, as with the DECODED DATA CONTROLLER, requires no microprocessor time once the local RAM has been loaded with the desired data.

#### **DISPLAY PROCESSOR CONTROLLER**

The previously mentioned interface lechniques provide only for the display of ASCII coded data. Such Important features as a blinking cursor, editing routines, and character addressing must be provided by other subroutines in the microprocessor software. The DISPLAY PROCESSOR CONTROLLER is a system which utilizes a dedicated 8048 single chip microprocessor to provide these important features. This controller, as depicted in Figure 12, is a series of printed circuit board subsystems available from Hewlett-Packard under the following part numbers:

HDSP-2470 — Controller with 64 character ASCII to 5 x 7 decoder

HDSP-2471 — Controller with 128 character universal ASCII to 5 x 7 decoder

HDSP-2472 — Controller with socket for user supplied custom coded ROM/PROM/EPROM.

All of the controllers have the following features:

- Choice of character alring length:
   4-48 characters in increments of four characters
- Four modes of data entry
  Left Entry
  Right Entry
  RAM Entry (≤ 32 characters only)
  Block Entry
- Flashing Cursor Left Entry Only
- Data Out (≤ 32 characters only)
- Edit Functions
   Clear Display
   Backspaca Cursor
   Forwardspace Cursor
   Insert
   Delete




Figure 8, 8080A Microprocessor Interface to the HDSP-2000 DECODED DATA CONTROLLER




Figure 9. Data Entry Timing for DECODED DATA CONTROLLER

LOC		DDE JEC:		SOURCE	STATEMI	ENTS
B000 E500				DISPL DECDR	EQU EQU	0B000H 0E500H
E000 E002		ΕO		ASCII DATA	ORG DW DS	OEOOOH DATA 32
E400 E403		F8 20	BO	LOAD	ORG LXI MVI	0E400H D, D15PL+00F8H C, 32
E405 E408 E409	2A 7E	00	ΕO	LOOP1	LHLD MOV INX	ASCII A, M
E40A E40D E40F	22 26	00 ES	ΕO		SHLD MVI	ASC(1 H, DECDR/256
E410 E412 E413 E414	7E 12 13	05		LOOP2	MOV MVI MOV STAX INX	L, A B, 5 A, M D
E415 E416 E418	C6	80			MOV ADI MOV	A, L 80H L, A
E419 E41C E41D	24	1D	E4	LOOP3	JNC INR DCR	LOOP3 H B
E41E E421	C2 78	12	E4	20015	INZ	LOOP2 A. E
E422 E424 E425	5F	OD			MOV DCR	13 E, A C
E426 E429		O5	E4		JNZ	LOOPI

Figure 10. 8080A Microprocessor Program that Decodes a 32 Character ASCII String Prior to Loading Into the DECODED DATA CONTROLLER

These controllers have been designed to eliminate the burden of deta handling between keyboard, display, and microprocessor. The product data sheet describes the technical function of the controllers in detail.

Interfecting the controller to microprocessor systems depends on the needs of the particular application. Figures 13a and 13b depict latched interfaces from a master microprocessor to the HDSP-247X series of controllers. These interfaces are utilized to avoid having the master processor walt for the controller to accept data.

In sophisticated systems, it may be desirable to have the HDSP-247X controller handle all of the keyboard/display Interfece while the microprocessor reads edited missages from the controller DATA OUT port. This function can be achiavad through the use of peripheral interface adapters (PIA) available from the microprocessor manufacturers. Figure 14 depicts a 6800 based system in which data may enter the display from either a keyboard or a microprocessor. This interface uses a 6821 PIA configured so that PB7 controls whether the microprocessor or keyboard enters deta into the controller. The 6800 program is shown in Figure 15. Subroutine "LOAD" uses CA<sub>1</sub> end CA<sub>2</sub> to provide a deta entry handshake that allows the 6800 to load data into the controller as fast as the controller cen eccept it. After the prompting message has been loaded, the microprocessor turns the control of data entry over to the keyboard. A signal from the keyboard ("ER" in the example) sets a fleg within the 6821, Depending on how the 6821 is contigured, the microprocessor can either test the flag or allow tha flag to automatically interrupt the microprocassor. Subroutine "READ" would then be used to read the DATA OUT





Figure 11a, 8080A Microprocessor Interface to the HDSP-2000 RAM CONTROLLER

Figure 12. HDSP-2470/-2471/-2472 DISPLAY PROCESSOR CONTROLLER



PARAMETER	SYMBOL	MIN.
WRITE CYCLE	twe	390m
WRITE DELAY	TAW	6501
CHIP ENABLE TO WRITE	tow	6500
DATA SETUP	tow	220ns
DATA HOLD	_ ton	20m
WRITE PULSE	twp	310m
WRITE RECOVERY	Curps	10na
CHIP ENABLE HOLD	t <sub>CH</sub>	20ns

Figure 11b. Memory Write Timing for the HDSP-2000 RAM CONTROLLER




Figure 13. Latched Interface to the HDSP-2470/-2471/-2472 DISPLAY PROCESSOR CONTROLLER




Figure 14, 6800 Microprocessor Interface Utilizing a 6820 PIA for an HDSP-2470/-2471/-2472 Alphanumeric Terminal

outputs from the controller Into the microprocessor system. The microprocessor uses the CB<sub>1</sub> input of the 6821 PIA to determine when to reed each of the 34 date output words into the system.

A similar PIA interfece for the 8080A microprocessor is depicted in Figures 16 and 17.

The HDSP-247X series of controllers are programmed to default to "Left Entry" mode for a 32 cheracter string of displeys. If some other entry mode or string length is desired, it is necessary to either loed the appropriate control word from the microprocessor or to provide a control word during POWER ON RESET. The controller

will reed the DATA IN lines during RESET and interpret the contents as the control word. The circuit depicted in Figure 18 can be utilized to foed eny desired preprogrammed word into the HDSP-247X controller, during power on.

Under certain operating conditions, it may be desirable to very the brightness of displays controlled by the HDSP-247X controllers. The circuit depicted in Figure 19 mey be utilized to provide manual brightness control of the display through pulse width moduletion. Autometic control mey be echieved by substituting en eppropriete velue photoconductor for potentiometer A<sub>1</sub>.

```
PORT CONFIGURATION:
                                                                                    PORT CONFIGURATION:
   I. PORT A
                                                                                        PORT A (MODE I GUTPUT):
             PAGPA7 OUTPUTS TO DATA IN OF HDS P-247X
                                                                                               PAGPAT OUTPUTS TO DATA IN OF HDSP-247X
             CAL (INPUT) MODE 00 SET FLAG NEG EDGE OF READY
                                                                                               PC7 (OBF) OUTPUT; TO CHIP SELECT
PC6 (ACR) INPUT; TO READY
                  (OUTPUT) MODE 100 CLEARED MPU READ PRA, SET
             CA2
             NEG EDGE OF READY
                                                                                               FLAG PC7 (DBF) CLEARED BY OUTPUT: SET BY READY
   I. PORT B:
             PBO-PBS INPUTS DATA TO 6800 FROM DATA QUT OF HDSP-247X
CBI (INPUT) MODE 00 SETS FLAG NEG EDGE OF DATA VALID
CBZ (INPUT) MODE 000 SETS FLAG NEG EDGE OF ER KEY
                                                                                    2. PORT B (MODE I INPUT):
                                                                                               PBO-PB6 INPUTS DATA FROM DATA OUT OF HDSP-247X
                                                                                               PC2 (STB) INPUT; LOADS DATA ON NEG EDGE OF DATA VALID FLAG PCO (INTR) CLEARED BY INPUT; SET BY DATA VALID
             CB2 (INPUT) MODE 001 SETS FLAG NEG EDGE OF ER KEY
CAUSING IRO
             PB7 (OUTPUT) LOW ENABLES PAGE A7 TO MUX
                                                                                    3
                                                                                       PORT C:
                             HIGH ENABLES KEYBOARD TO MUX
                                                                                               PC4 OUTPUT; LOW ENABLES PAGPA? TO HDSP:247X
HIGH ENABLES KEYBOARD TO HDSP:247X
                  CODE
LOC OBJECT
                            SOURCE STATEMENT
                                                                                  LOC
                                                                                        OBJECT
                                                                                                   CODE
                                                                                                              SOURCE STATEMENTS
      8008
                  PRA
DRA
                            EOU
                                     $5008
                                                                                  0000
                                                                                                              EOU
      6008
                            EQU
                                     $8008
                                                                                  0000
                                                                                                    PB
                                                                                                              EQU
                                                                                                                       anu
      8000
                  CRA
PRB
                            EQU
                                     $8009
                                                                                  3000
      800A
                                                                                                    РC
                                                                                                              FOU
                                                                                                                       OFH
                            EOU
                                     $300 A
                                                                                                    CNTRL
                                                                                                              EQU
      800A
                  DRB
                            EQU
                                     $800A
      SOON
                  CRB
                            EOU
                                     $800B
                                                                                                              ORG
                                                                                                                      OFFICER
                                                                                  2000 02 E0
                                                                                                              DW
                                                                                                                       TEXT
                            ORG
                                     $0000
                                                                                  E002 00
                                                                                                    TEXT
                                                                                                              D5
0000
                  MESSAGE RMB
                                                                                                              ORG
                                                                                                                       OFTECH
                                     50100
                                                                                  E100 00
                                                                                                    STAT
                                                                                                              DIR
                                                                                                                       0
                            RMB
0100
                  STATUS
                                                                                  EIDI
                                                                                                    ADDR
                                                                                                              DB
0101
                  CURSOR
                                                                                                    DATA
                                                                                  E102 00
                                                                                                              DS
                                                                                                                       32
0102
                  DATA
                            RMB
                                     32
                                                                                                              ORG
                                                                                                                      OE400H
                            DRC
                                     $0400
                                                                                  E400 P3
                                                                                                    READ
0400
      CE 0100
                  READ
                            LDX
                                     I. STATUS
                                                                                  E401
                                                                                        FS
                                                                                                              DITSN
                                                                                                                      D C W
0403
      86 800A
                  LOOPI
                            LDA
                                                   CLEAR OBLAND CB2
                                                                                  E402
                                                                                        ES
                                                                                                              PUSH
                                                                                                                      В
      SE
                            CLR
                                                                                  F403
                                                                                        CS
                                                                                                              PUSH
0407
                  LOOP 2
                            INC
                                                                                  E404
                                                                                        OE 20
                                                                                                              MVI
                                                                                                                       C 32
0408
      B6 800B
                            LDA A
                                     E. CRR
                                                                                        21
                                                                                            00 EI
                                                                                  E406
                                                                                                                       H. STAT
                                                                                                                                 FIRST WORD
      ZA
CI
                                     LOOP2
040B
         FA
                            SPL
                                                   WAIT FOR DATA VALID
                                                                                  £409
                                                                                        DR OD
                                                                                                              IN
                                                                                                                                 CLEAR INTR
040D
         DA
                            CMP B
                                     1.10
                                                                                  £40B
                                                                                       06 00
                                                                                                    LOOPI
                                                                                                              MVI
                                                                                                                      B, 0
040F
      23
                            BLS
                                     LOOPI
                                                                                  E40D
                                                                                        DB OF
                                                                                                    LDDPZ
                                                                                                              IN
0411
      C6
B6
          21
                            LDA B
                                     1, 33
                                                                                  E40P
                                                                                        04
                                                                                                              INR
0413
         800 A
                  LOOP3
                            LDA A
                                     E.PRB
                                                   READ AND CLEAR CBI
                                                                                  £410
                                                                                       115
                                                                                                              RAR
          71
                            AND A
                                     1, $7F
                                                                                  £411
                                                                                        D2 0D E4
                                                                                                                      LOOP2
                                                                                                              INC
                                                                                                                                 WAIT HATH INTO IS SET
      A7
B6
                            A AGL
0418
         00
                                     X,0
                                                   STORE IN RAM
                                                                                        3E OA
                                                                                                              MVI
                                                                                                                       A, 10
0414
         800B
                  LOOP4
                                     E. CRB
                                                                                  E416
                                                                                        BB
                                                                                                              CMP
041D
      24
                                     LOOP4
                                                   WAIT FOR DATA VALID
                                                                                        DB oD
                                                                                  E417
                                                                                                              LN.
                                                                                                                      PB
041F
      08
                            INX
                                                                                  E4 19
                                                                                        DZ 0B E4
                                                                                                              3NC
                                                                                                                       LOOPI
                                                                                                                                 WAIT UNTIL STATUS WORD
                            DEC B
                                                                                  E41C
                                                                                        77
                                                                                                   L0023
                                                                                                              MOV
                                                                                                                                 STORE IN RAW
                                                                                                                       M. A
0421
      26
         ĒΩ
                            BNE
                                     LOOP3
                                                   READ DATA
                                                                                  E41 D
                                                                                                              INX
                                                                                                                      н
                            LDA A
AND A
STA A
                                    E, PRB
I, $7F
X, 0
0423
      B6
         800A
                                                                                                              IN
                                                                                  E41E
                                                                                       DB OF
                                                                                                   LOOF4
                                                                                                                       PC
      84
0426
                                                                                  E4 20
                                                                                                              RAR
0428
      A7 00
                                                                                        D2 1E E4
                                                                                  E421
                                                                                                              INC
                                                                                                                      LOOP4
                                                                                                                                 WAIT UNTIL INTR IS SET
042A
      39
                            RTS
                                                                                       DB OD
                                                                                                              ÍΝ
                                                                                  F426
                                                                                        ΔD
                                                                                                              DCR
      DE 00
                  LOAD
                                     D, MESSGE
                                                                                                                      LOOP3
                                                                                        C2 1C E4
                                                                                  E427
                                                                                                              LN2
042D
     A6 00
08
                  LOOP 10
                            LDA A
                                     X,0
                                                                                  E42A
                                                                                                              MOV
                                                                                                                       M. A
                                                                                                                                 STORE LAST WORD
04 2P
                            INX
                                                                                 E428
                                                                                       CI
                                                                                                              POP
0430
         FF
                            CMP
                                                   LAST WORD IN STRING
                                                                                  E420
                                                                                        Εİ
                                                                                                              POP
                                                                                                                      н
0432
      27
         OD
                            BEO
                                     ENDE
                                                   HIMP WHEN DONE
                                                                                  E42D
                                                                                                              POP
                                                                                                                      PSW
0434
      37
         8008
                            STA A
                                     E. PRA
                                                                                 F42F
                                                                                       FB
                                                                                                              FI
0437
      70
         8008
                            TST
                                     E, PRA
                                                   CLEAR CAL AND CA2
                                                                                                              RET
                                                                                  E42F
                                                                                        C9
                            LDA
043A
      86
         ¥009
                  LOOPII
                                     E, CRA
043D
      24
         FR
                            BPI.
                                     LOOPLE
                                                   WAIT
                                                                                       2A 00 E0
7E
                                                                                                              LETE
                                                                                 P430
                                                                                                   LOAD
                                                                                                                       ASCII
                                                                                                                                 FIRST WORD OF MESSAGE
      20
043F
          EC
                            BRA
                                     LOOPIG
                                                                                 E433
                                                                                                    LOOPS
                                                                                                              MOV
                                                                                                                       A. M
0441
      DF
          00
                  ENDL
                                     D. MFSSGE
                                                                                 F434
                                                                                        FE FF
                                                                                                                      OFFH
                                                                                                              CPI
                                                                                                                                 CHECK TO SEE IF DONE
0443
      39
                            RTS
                                                                                 F436
                                                                                       CA 45 E4
D3 OC
                                                                                                              17
                                                                                                                      ENDL
                                                                                                              ουτ
                                                                                                                                 OUTPUT TO DISPLAY
                                                                                                                      PA
                            ORG
                                     50500
                                                                                 E43B
                                                                                                              INX
0500
      7E
         8009
                  START
                            CLR
                                    E, CRA
                                                                                        DB OE
                                                                                                   LOOP6
                                                                                 E43C
                                                                                                             18
                                                                                                                      PC
      7F
0503
         8003
                                                                                 E43E
                                                                                                              RAL
0506
          FF
                           STA A
LDA A
                                                                                 E43F
                                                                                        D2 3C F4
                                                                                                              3NC
                                                                                                                      LOOP6
          8008
0508
      B7
                                     E, DRA
                                                                                 F442
                                                                                       C3 33 E4
                                                                                                              JMP
                                                                                                                      LOOP5
                                                                                                                                 NEXT WORD
050B
      86
                                     1, $ 24
          24
                                                                                 E445
                                                                                        23
                                                                                                   ENDI.
                                                                                                              INX
050D
      87
          8009
                                     E, CRA
                                                                                 E446
                                                                                        22 QQ EQ
                                                                                                              SHLD
                                                                                                                      ASCII
0510
      86
         80
                            LDA A
                                    I, 580
E, DRB
                                                                                 P449
                                                                                        CO
                                                                                                              RFT
0512
      87
         800A
                            STA A
0515
          na.
                            LDA A
                                                                                        38
                                                                                                   START
                                                                                                              MVI
                                                                                                                       A, OA7H
                                                                                                                                 PA OUTPUT, PB INPUT
         BOOR
                            STA
0517
      B7
                                    E. CRB
                                                                                       D3 0F
                                                                                                                      CNTRL
                                                                                 PAAC
                                                                                                             OUT
                                                                                 E44E
                                                                                           0C
                                                                                                                      A. OCH
                                                                                                             MVI
                                                                                                                                 CLEAR INTE A

    PROCFDURE TO LOAD RD5P-247X SYSTEM

                                                                                 E450
                                                                                       D3 0F
                                                                                                              OUT
                                                                                                                      CNTRL
051A
     OE.
                            CLI
                                                                                                                      A, 05H
                                                                                 P4.52
                                                                                       3F
                                                                                           0.5
                                                                                                              MVI
Q51B
      7F
         800A
                            CLR
                                     E. FRB
                                               DISABLE KEYBD FROM MUX
                                                                                        D3
                                                                                                              OUT
                                                                                                                      CNTRL
                                                                                                                                 SET INTER
OSLE
     BD 042B
                            JSR
                                     E, LOAD
                                                                                                   PROCEDURE TO LOAD HOSP-241X SYSTEM

    PROCEDURE TO READ DATA OUT OF HDSP-247X SYSTEM

                                                                                  F456 3F 08
                                                                                                             MVI
                                                                                                                      A, 08H
CNTRL
0521
      7D 800A
                            TST
                                    E, PRB
                                              CLEAR CB1, CB2
                                                                                 E458 D3 OF
                                                                                                             OUT
                                                                                                                                ENABLE A SIDE OF MUX
      86
         80
                            LDA A
                                    1, 540
                                                                                       CD 30 E4
                            STA A
LDA A
STA A
                                                                                 E45A
                                                                                                             CALL
                                                                                                                      LOAD
      87
86
0526
         800 A
                                    E, PRB
                                               ENABLE KEYBD TO MUX
0529
         0C
                                    1. SOC

    PROCEDURE TO READ DATA OUT OF HDSP-247X SYSTEM

0428
      B7
          800 B
                                    E, CRB
                                               ENABLE IRQ.
                                                                                 E45D 3E 09
                                                                                                             MVI
                                                                                                                      A. OPH
CNTRL
057F
      0E
                                               IRQ CAUSE ISR TO READ
                                                                                 E45F D3 OF
E461 FB
                                                                                                             OUT
                                                                                                                                ENABLE B SIDE OF MUX
                                                                                                             EL
                                                                                                                                INT MUST CALL READ
```

Figure 15. 8800 Microprocessor Program that Interfaces to the Circuit shown in Figure 14.

Figure 16. 8080A Microprocessor Program that Interfaces to the Circuit shown in Figure 17.




Figure 17. 8080A Microprocessor interface Utilizing an 8255 PIA for an HOSP-2470/-2471/-2472 Alphanumeric Terminat




Figure 18. External Circultry to Load a Control Word Into the HDSP-2470/-2471/-2472 Alphanumeric System upon Reset




Figure 19, External Circuitry to Vary Luminous Intensity of the HDSP-2470/-2471/-2472 Alphanumeric Display System

DECOBER 4 DORERS FOO FIG. 70, 76, 10	S ADDRESS HOS	HOSP-2471 DDM ADDRESS							(EXI	0EC1	MAL	0A1	Ά						
€500	0000	030	08	70	45	70	70	38	7E	70	90	16	7€	87	40	80	78	41	COLDWN
		090	10	18	56	78	38	78	30	3C	31	3¢	38	00	70	17	48	01	
		DAD	ШО	90		14	74	77	78	00	00	00	UM	00	00	00	80	20	
		080	3E	00	87	77	10	77	7C	01	78	00	00	00	00	14	41	06	
		000	3F	7F	7 F	7E	7F	7F	7.F	3.5	7F	00	70	7 F	7F	7 F	7F	Œ	
		000	7F	ЗE	7F	78	01	3F	07	7.5	13	03	81	00	97	41	04	40	
		080	03	78	7F	78	78	78	UM	00	7 F	00	70	00	00	78	70	38	
		DFD	70	10	00	48	D4	7¢	1¢	30	44	04	44	00	00	00	00	2A	
E580	0680	100	10	48	29	09	09	44	01	48	50	04	49	14	30	7C	44	183	COLUMN
		110	08	74	81	14	ч	18	45	43	45	41	42	ÛΨ	7 E	10	7E	12	
		120	00	ſF	13	7F	7A	17	41	0.0	00	41	ЗA	90	50	00	30	10	
		170	01	47	01	41	14	48	4A	71	40	49	70	58	00	14	77	01	
		140	41	09	40	41	41	48	09	41	8.0	41	40	00	40	02	24	41	
		150	09	41	B	40	01	40	10	70	14	04	51	00	04	41	07	40	
		180	07	44	48	44	44	54	7 E	14	08	44	40	7F	41	04	ÜВ	н	
		170	14	74	7¢	54	ĴE	40	70	40	38	48	64	99	00	41	04	55	
E600	9706	160	7E	45	11	11	05	44	70	40	48	04	40	ВÜ	70	04	44	55	COLUMN
		100	78	7E	01	15	45	14	44	43	44	40	AD	7A	07	15	48	7C	
		1A0	ÜΠ	ŪΩ	ŪÛ	14	7 F	08	58	07	3E	3E	10	3E	38	08	70	08	
		180	49	7F	40	40	13	45	48	03	49	49	36	38	14	14	14	51	
		100	00	09	49	41	41	40	09	41	08	7F	40	14	40	OC	08	41	
		100	00	51	10	40	7F	40	00	10	01	78	40	76	Dē	7F	76	40	
		160	DB	44	44	44	44	54	68	Н	04	70	44	10	7F	18	04	44	
		160	74	14	80	54	44	40	40	30	10	30	64	35	77	70	08	7A	
E680	0780	200	7F	40	71	71	05	31	7E	40	50	38	40	10	70	70	70	40	COLUMN
		210	80	74	81	14	30	10	30	43	45	41	47	10	07	12	41	12	
		220 230	00 45	40	03 41	7F 41	7A 7E	64	70 41	00	41	29	7A 00	80	77	14	00 De	64 09	
		240	55	09	40	41	41	45 40	00	51	08	41	40	22	40	02	10	41	
		250	09	22	29	40	01	40	18	20	14	Ğ4	45	41	10	00	02	40	
		760	00	70	44	44	40	54	07	54	04	40	70	78	40	04	04	44	
		270	74	7C	04	54	20	20	20	40	28	06	40	41	âg	CS.	10	55	
E700	0800	280	00	30	45	70	71	4	10	30	60	40	3F	60	10	02	54	41	COLUMN
6700	0000	290	06	10	5E	78	40	78	40	30	38	36	38	00	07	00	47	01	- DEC MIT
		2A0	00	00	00	14	17	62	50	00	00	00	Dil	DE	80	08	00	07	
		750	7€	00	48	36	10	39	30	03	36	18	00	00	41	14	00	DS.	
		700	18	7E	36	77	76	41	01	72	78	00	3F	41	40	7F	7F	3E	
		200	00	5E	48	72	01	3F	07	76	83	00	47	41	70	00	04	40	
		7E0	00	40	38	70	7 F	06	90	3C	78	00	00	44	90	78	78	38	
		7F0	18	40	04	20	00	70	10	70	44	04	44	00	00	00	08	7A	

Figure 20. 128 Character ASCII Decoder Teble Used by the 6800 Refresh Program in Figure 6, 8080A Refresh Programs in Figures 7a, 7b, and 10, and the HDSP-2471 DISPLAY PROCESSOR CONTROLLER. Decoded 5x7 Display Font is shown in the HDSP-247X Data Sheet



# **APPLICATION NOTE 1002**

# Consideration of CTR Variations in Optically Coupled Isolator Circuit Designs

# INTRODUCTION - Optocouplers Aging Problem

A persistent, and sometimes crucial, concern of designers using optocouplers is that of the current transfer ratio, CTR, changing with time. The CTR is defined as the ratio of the output current,  $I_{\rm O}$ , of the optocoupler divided by the input current,  $I_{\rm F}$ , to the light emitting diode expressed as a percentage value at a specified input current. The resulting optocoupler's gain change,  $\Delta {\rm CTR}^+$ , with time is referred to as CTR degradation. This change, or degradation, must be accounted for if long, functional lifetime of a system is to be guaranteed.

A number of different sources for this degradation will be explained in the next section, but numerous studies have demonstrated that the predominant factor for degradation is reduction of the total photon flux being emitted from the LED, which, in turn, reduces the device's CTR. This degradation occurs to some extent in all optocouplers.

$$^{+}\Delta$$
CTR = CTR<sub>final</sub> - CTR<sub>initial</sub> (1)

# Causes

The main cause for CTR degradation is the reduction in efficiency of the light emitting diode within the optocoupler. Its quantum efficiency,  $\eta$ , defined as the total photons per electron of input current, decreases with time at a constant current. The LED current is comprised primarily of two components, a diffusion current component, and a space-charge recombination current:

$$I_F(V_F) = \underbrace{A e^{qV_F/kT}}_{\text{Diffusion}} + \underbrace{B e^{qV_F/2kT}}_{\text{Space-Charge Recombination}}$$

where A and B are independent of VF, q is electron

charge, k is Boltzmann's constant, T is temperature in degrees Kelvin, and  $V_{\rm F}$  is the forward voltage across the light emitting diode.

The diffusion current component is the important radiative current and the non-radiative current is the space-charge recombination current. Over time, at fixed  $V_F$ , the total current increases through an increase in the value of B. From another point of view, with fixed total current, if the space-charge recombination current increases, due to an increase in the value of B, then the diffusion current, the radiative component, will decrease. The specific reasons for this increase in the space-charge recombination current component with time are not fully understood.

The reduction in light output through an increase in the proportion of recombination current at a specific  $I_F$  is due to both the junction current density, J, and junction temperature,  $T_J$ . In any particular optocoupler, the emitter current density will be a function of not only the required current necessary to produce the desired output, but also of the junction geometry and of the resistivity of both the P and N regions of the diode. For this reason, it is important not to operate a coupler at a current in excess of the manufacturer's maximum ratings. The junction temperature is a function of the coupler packaging, power dissipation and ambient temperature. As with current density, high  $T_J$  will promote a more rapid increase in the proportion of recombination current.

The junction and IC detector temperature of Hewlett-Packard optocouplers can be calculated from the following expressions:

$$\mathsf{T}_\mathsf{J} = \mathsf{T}_\mathsf{A} + \theta_\mathsf{JA} \, (\mathsf{V}_\mathsf{F} \mathsf{I}_\mathsf{F}) + \theta_\mathsf{D-E} \, (\mathsf{V}_\mathsf{o} \mathsf{I}_\mathsf{o} + \mathsf{V}_\mathsf{cc} \mathsf{I}_\mathsf{cc})$$

 $T_D = T_A + \theta_{E \cdot D} (V_F I_F) + \theta_{DA} (V_O I_O + V_{cc} I_{cc})$ 

(3)

(2)

where the  $T_J$  is the junction temperature of the LED emitter,  $T_D$  is the junction temperature of the detector IC,  $T_A$  is ambient temperature, and the thermal resistances are the emitter junction to ambient,  $\theta_{JA} = 370^{\circ}\text{C/W} = \theta_{DA}$  detector to ambient, and the detector to emitter thermal resistance is  $\theta_{D.E} = 170^{\circ}\text{C/W} = \theta_{E.D.}$   $V_F$ ,  $l_F$  are the forward LED voltage and current;  $V_O$ ,  $l_O$  are the output stage voltage, and current and  $V_{CC}$ ,  $l_C$  are the power supply voltage and current to the device. In general, it is desirable to maintain  $T_1 \leq 125^{\circ}\text{C}$ .

A useful model can be constructed to describe the basic optocoupler's parameters which are capable of influencing the current transfer ratio. The 6N135 optocoupler, Figure 1 is the simplest device and one which is easily accessible for needed parameter measurements. However, any optocoupler can be modeled in this fashion within its linear region. Figure 1 shows the system block diagram which yields the relationship of input current,  $I_{\rm F}$ , to output current,  $I_{\rm C}$ . The resulting expression for CTR is:

CTR = 
$$\frac{I_o}{I_F}$$
 (100%) = K R  $\eta(I_F, t)$   $\beta(I_P, t)$  (4)

where K represents the total transmission factor of the optical path, generally considered a constant as is R, the responsivity of the photodetector, defined in terms of electrons of photocurrent per photon,  $\eta$  is the quantum

efficiency of the emitter defined as the photons emitted per election of input current and depends upon the level of input current,  $l_F$ , and upon time. Finally,  $\beta$  is the gain of the output amplifier and is dependent upon  $l_F$ , the photocurrent, and time. Temperature variations would, of course, cause changes in  $\eta$ ,  $\beta$  as well.

From Equation (4), a normalized change in CTR, at constant lp, can be expressed as:

(5)

$$\frac{\Delta \text{CTR}}{\text{CTR}} = \left(\frac{\Delta \eta}{\eta}\right)_{\mathbf{I_F}} + \left(\frac{\Delta \eta}{\eta}\right)_{\mathbf{I_F}} \left(\frac{\partial \ln \beta}{\partial \ln \mathbf{I_P}}\right)_{\mathbf{t}} + \left(\frac{\Delta \beta}{\beta}\right)_{\mathbf{I_P}}$$

The first term,  $\Delta\eta/\eta$ , represents the major contribution to  $\Delta$ CTR due to the relative emitter efficiency change; generally, over time,  $\Delta\eta$  is negative. This change is strongly related to the input current level,  $l_F$ , as discussed earlier and more elaboration will be given later. The second term,  $(\Delta\eta/\eta)l_F$  ( $\partial ln\beta/\partial lnl_P)_t$ , represents a second order effect of a shift, positive or negative, in the operating point of the output amplifier as the emitter efficiency changes. The third term,  $(\Delta\beta/\beta)l_P$ , is a generally negligible effect which represents a positive or negative change in the output transistor gain over time. The parameters K and R are considered constants in this model.




Figure 1. System Model for an Optocoupler

# Degradation Model

In this section, an extensive test program conducted at Hewlett-Packard to characterize the CTR degradation of optocouplers is discussed. The development which will follow is mainly of interest to those concerned with reliability and quality assurance. From the basic data, the CTR degradation equations will be developed in order to predict the percentage change in CTR with time. Complete data and analysis of CTR degradation will be found in an internal Hewlett-Packard report.

This study is based on a total of 640 optocouplers of the 6N135 type (Figure 1) with 700 nm GaAs  $_7P_{,3}$  LEDs from twenty different epitaxial growth lots representing a range of n-type doping and radiance. The 6N135 allows access to measurement of the emitter degradation via the relative percentage change in photodiode current,  $\Delta l_p/l_p$ , as well as output amplifier  $\beta$  change. Stress currents of  $l_{FS}=.6,~7.5,~25$  and 40 mA were applied to different groups of optocouplers, and at each measurement time of t=0,~24,~168,~1000,~2000,~4000 and 10,000 hours, measurement currents of  $l_{FM}=.5,1.6,7.5,25$  and 40 mA were used to determine the CTR.

The important results to be noted are the following. First, a factor of major significance in the study of CTR degradation is the  $\Delta CTR$  varies as a function of the ratio of  $1_{\rm FS}/1_{\rm FM} \equiv R$ . Large values of R will result in greater CTR degradation than at lower R values with the same magnitude of  $1_{\rm FS}$ . However, knowledge of the ratio of  $1_{\rm FS}/1_{\rm FM}$  alone does not give a complete picture of degradation because  $\Delta CTR$  is also dependent upon the absolute magnitude of the stress current,  $|1_{\rm FS}|$ . The following data will allow the derivation of the necessary equations with which to predict  $\Delta CTR$  as a function of  $1_{\rm FS}, 1_{\rm FM}$  and time.

Figure 2 displays the mean and mean plus 2 $\sigma$  values of emitter degradation versus R for 1K, 4K, and 10K hours at 25°C. Accelerated degradation can be seen at larger R values.

The data of Figure 2 can be replotted to illustrate the percentage degradation versus time as a function of R. Figure 3 illustrates the mean and mean plus 2 $\sigma$  distribution with R=I and 50.

From this curve, a useful expression which relates the average degradation in emitter efficiency to time is obtained for the mean or mean plus  $2\sigma$  distributions. [The symbol "D" will refer to CTR degradation due solely to emitter degradation,  $\Delta \eta/\eta$ , whereas  $\Delta \text{CTR}/\text{CTR}$  will refer to total CTR degradation as expressed in Equation (5)].

$$D_{\overline{x}} \text{ or } D_{\overline{x}+2\sigma} \equiv \frac{^{-\Delta I}_{P}}{^{I}_{P}} = A_{\sigma} R^{\alpha} t^{n(R)} \text{ for } I_{FS} = \overline{I}_{FS} \text{ in } \%$$

where t is in  $10^3$  hours and  $A_O$  and  $\alpha$  differ for mean or mean plus  $2\sigma$ . Equation (6) represents an average degradation corresponding to a specific R, t, and an average stress current  $I_{FS}$ . A knowledge of  $I_{FS}$  and the actual device operating stress  $I_{FS}$  can be utilized to correct D to reflect the absolute magnitude of  $I_{FS}$ . This will be shown in the development of Equations (11) and (13). The data shows that  $I_{FS}$  increases with R and can be represented as follows:

$$I_{FS}(R) = 14.13 + 9.06 \log_{10} R$$
 ,  $I_{\Delta} = 25^{\circ} C$  (7)

T<sub>FS</sub>(R) = 10.5 + 5.76 log<sub>10</sub>R , T<sub>A</sub> = 85°C

(8)




Figure 2. Emitter Degradation vs. R (Ratio of Stress Current to Measurement Current) for 1k, 4k, and 10k Hours, Mean, Mean +2σ Distribution, Τ<sub>Δ</sub> = 25°C.




Figure 3. Degradation vs. Time at R = 1 and R = 50 for Mean, Mean +  $2\sigma$  Distributions,  $T_A = 25^{\circ}C$ .

These equations are obtained from averaged degradation data versus 1<sub>ES</sub> at different measurement times.

The expression for n(R) was found to obey the relationship

$$n(R) = .0475 \log_{10} R + .25$$
 (9)

A<sub>0</sub> and α were determined from degradation data versus R and are found in Figure 7, "Matrix of Coefficients."

Equation (6) gives  $\underline{a}$  direct telationship between the average degradation,  $\overline{D}$ , and time. As mentioned earlier, the magnitude of the stress cutrent also determines the amount of degradation. In order to allow for the effect of  $|I_{FS}|$ , empirical observations were made on D at different  $I_{FS}$  and at different times for several values of R. The dependence of degradation on stress current is linear up to  $I_{FS}=40$  mA, for all values of R. From these observations, the average rate of change, or slope, S(R,t), of degradation D with  $I_{FS}$  over time was found to behave in the following fashion for any R:

$$s = \frac{\partial D}{\partial I_{FS}} = \alpha(R) \log_{10} t + \beta(R) \quad \%/mA$$
 (10)

where t is in  $10^3$  hours, the coefficients  $\alpha(R)$  and  $\beta(R)$  can be found on Figure 7.

Along with Equation (10), the mean distribution degradation,  $D_{\overline{x}}$ , can be estimated for any specific stress current,  $I_{FS}$ , ratio R, and time t via the subsequent expression:

$$D_{\overline{X}} = \overline{D}_{\overline{X}} + S \left[ I_{FS} - \overline{I}_{FS} \right]$$
 (11)

or substituting Equation (6),

$$D_{\overline{X}} = A_o R^{\alpha} t^{n(R)} + S [I_{FS} - \overline{I}_{FS}] \qquad \%$$
 (12)

where, again,  $D_x$  is the average degradation at time t, in units of  $10^3$  hours, corresponding to a stress current,  $\widetilde{I}_{FS}$ , given by Equations (7) and (8);  $I_{FS}$  is the actual stress current and  $R = I_{FS}/I_{FM}$ ; S is the expression (10) for the change of slope of D versus  $I_{FS}$  with time; n(R) is a power of t, given by Equation (9), and  $A_0$ ,  $\alpha$  are found in Figure 7.

Equation (12) gives the mean distribution degradation by using a degradation value,  $\overline{D}$  (first term), corresponding to the ratio of  $I_{FS}/I_{FM}$ , or a stress cutrent,  $\overline{I_{FS}}$ , and then applying a correction quantity (second term) to  $\overline{D}$  due to the magnitude of the actual stress current,  $I_{FS}$ , yielding the actual degradation D.

The expression for the mean  $+2\sigma$  distribution degradation,  $D_{\overline{X}}+2\sigma$ , (worst case) is almost of the same form as Equation (12). The dissimilarity arises from the fact that the standard deviation,  $\sigma$ , is dependent upon the stress current,  $I_{FS}$ , the ratio R, and upon time. This complex dependency was analytically deduced from the data to be the following expression:

$$D_{\overline{X} + 2\sigma} = \overline{D}_{\overline{X} + 2\sigma} + [S + 2P] [I_{FS} - \overline{I}_{FS}] \%$$
 (13)

or substituting Equation (6)

$$D_{\overline{x}+2\sigma} = A_0 R^{\alpha} t^{n(R)} + [S+2P] [I_{FS} - \overline{I}_{FS}]$$
 (14)

where  $D_{\overline{X}+2\sigma}$  is the degradation for  $\overline{X}+2\sigma$  distribution corresponding to the stress current  $\overline{t}_{FS}$ , Equations (7)

and (8).  $A_o$  and  $\alpha$  are found in Figure 7 under the  $X+2\sigma$  category. S [Equation (10)] represents the slope to correct for actual  $I_{FS}$  versus  $I_{FS}$  current levels, and P [Equation (15)] is the new term which is a slope to correct for the  $\sigma$  variation with  $I_{FS}$ , R and t. The coefficients  $\gamma(R)$ ,  $\delta(R)$  in P are found in Figure 7.

$$P = \gamma(R) \log_{10} t + \delta(R) \qquad \%/mA \tag{15}$$


where t is in 10<sup>3</sup> hours.

The degradation Equations (11) and (13) are considered accurate for the ranges of lFS < 40 mA and R < 20; outside this range, the model does not predict degradation as well. Hence, check to see if lFS and R satisfy the above conditions. If IFS or R exceed these limits, predition of D will be, in general, greater than the actual degradation due to large values for S and P which do not reflect actual S and P. If IFS is approximately equal to the actual Ips, then the second term in the degradation equations need not be determined. Otherwise, the second term needs to be determined to obtain true emitter degradation, D. If  $\overline{I}_{FS} < \overline{I}_{FS}$  then the degradation D, will be less than the degradation,  $\overline{D}_i$  corresponding to  $\overline{I}_{FS^1}$  and vice versa when IFS > IFS. A quick and coarse estimate for degradation  $\overline{D}$  can be obtained by using  $\overline{D} = A_0 R^{\alpha} t^{n(R)}$  for a specific R with approximate values for  $\alpha \approx 0.4$  and n≈0.3. Figure 4 represents plots of Equations (11) and (13) for R = 1 and IFS = 1.6, 6.3, and 16mA at both TA = 25°C and TA = 85°C. These plots are very useful in making a quick approximation of D for the specific conditions for which the plots have been made. These conditions represent the recommended operating conditions for the three HP optocoupler families,

This discussion of reliability data and its interpretation with model equations is qualified to specific optocouplers. 6N135 and 6N138, where continuous LED operation was maintained, and extrapolation of data for times beyond 10,000 hours is assumed to be valid. Different types of LEDs of preparation processes may produce different results than those presented in this section. These expressions only incorporate the first order effect, emitter degradation  $\Delta \eta/\eta$ , whereas comments about higher order effects upon total CTR degradation will be given in the following section. With these expressions for degradation, accelerated testing may be accomplished by employing large values of R. Such testing can provide a means by which to determine acceptable emitter lots for optocoupler fabrication, acceptable degradation performed for lot selection, or predict functional lifetime expectance for optocouplers under specific operational conditions.

An important point to note is that the total operational life of an optocoupler is greater than the worst case mean plus  $2\sigma$  distribution implies. Specifically, the worst case degradation given in Figures 4a (25°C) and 4b (85°C) are for the continuous operation of the 6N135 optocoupler,

The actual lifetime for an optocoupler is greater than Figures 4a and 4b would indicate since the majority of units will be centered around the mean distribution lifetime. Secondly, the optocoupler which is operated at some signal duty factor less than 100%, for example 50%, would increase the optocoupler's life by a factor of two. Third, the fact that an optocoupler is used within equipment which may have a typical 2000 hours per year (8 hours/day - 5 days/week - 50 weeks/year) instrument or system operating time, could expect to increase the optocoupler's life by another factor of 4.4 in terms of years of useful life.






Figure 4. Calculated Curves of Relativa Emitter Efficiency vs. Time for P = 1: IFS = IFM = 1.6, 6.3, and 16mA which are Recommended IF for 6N138, 6N137, and 6N135 Optocouplets Respectively. Mean, Mean + 2\u03c4 Distributions. a) TA = 25°C, b) TA = 85°C.

The appropriate operating time considerations will vary depending upon the designer's knowledge of the system in which the optocoupler will be used. The operating lifetime of an optocoupler can be expressed, for a maximum allowable degradation at a particular IPS, by using Figures 4a and 4b for tcontinuous lifetime and the following expression:

Another equally important point to observe is that of the worst case conditions under which the optocoupler is used. As will be illustrated in the design examples, the worst possible combination of variations in  $V_{\rm cc1}$ ,  $V_{\rm cc2}$ ,  $R_{\rm in}$ , CTR,  $R_{\rm L}$ ,  $I_{\rm IL}$ , and temperature still result in the optocoupler functioning over an extended length of time (10<sup>5</sup> hours) for a particular maximum allowable degradation. However, the likelihood of seven parameters all deviating in their worst directions at the same time is extremely remote. A thorough statistical error accumulation analysis would illustrate that this worst worst case is not a representative situation from which to design.

# Higher Order Effects

The first order effect of emitter degradation,  $\Delta \eta/\eta$ , has a pronounced influence upon the  $\Delta CTR$  as explained in the previous sections; however, consideration of higher order effects is important as well.

Consider the second term in Equation (5)  $(\Delta n/\eta) l_F$   $(\partial ln\beta/\partial ln lp)t$ , the emitter degradation part has been explained; however,  $(\partial ln\beta/\partial ln lp)_t$  represents a shift in the operating point of the output amplifier of an optocoupler. The term  $(\partial ln\beta/\partial ln lp)$  can be rewritten as  $(1/2.3\beta)(\partial \beta/\partial log_{10} lp)$  which ls more convenient to use with the accompanying typical curves of  $\beta$  versus  $log_{10} lp$  for the two optocouplers 6N135 and 6N138, given in Figure 5a.

If the operating photocurrent,  $I_P$ , is to the right of the maximum  $\beta$  point of either curve, then with reduced emitter efficiency over time,  $I_P$  will decrease, but the increasing  $\beta$  will tend to compensate for this degradation. However, if the operating  $I_P$  is to the left of the maximum  $\beta$  and then  $I_P$  decreases, the  $\beta$  change will accentuate the emitter's degradation, yielding a larger CTR ioss. The magnitude of the contributions of  $\partial ln\beta/\partial inI_P$  to overall CTR degradation can be illustrated by the following examples.

Consider a 6N138 optocoupler of Figure 5c operating at its recommended  $1_F = 1.6$  mA which corresponds to an  $I_P \approx 1.6 \mu A$ . (An  $I_F$  to  $I_P$  relationship for Hewlett-Packard optocouplers is 1 mA input current yields approximately  $1\mu A$  of photodiode current.) At  $I_P = 1.6 \mu A$ , the slope of the  $V_{CE} \approx 5V$  curve is equal to .15,000 and the

gain is  $\beta=26,000$ ; hence,  $\partial \inf \beta/\partial \ln I_p \approx -0.25$ . If, for instance, the emitter degradation  $\Delta \eta/\eta$  is ·10%, then the second order term would improve the overall CTR degradation, i.e.,

$$\frac{\Delta \text{CTR}}{\text{CTR}} = \left(\frac{\Delta \eta}{\eta}\right) + \left(\frac{\Delta \eta}{\eta}\right) \left(\frac{\partial \ln \beta}{\partial \ln l_p}\right) + \dots = 10\% + 2.5\% = 17.5\%$$

This improvement is what was expected while operating on the right side of the  $\beta$  maximum. In fact, with an  $1_F = 4$  mA or  $1_P \approx 4\mu$ A, the term  $\partial \ln \beta/\partial \ln I_P = .0.8$ , and again, if  $\Delta \eta/\eta = .10\%$ , the resulting  $\Delta CTR/CTR = .2\%$ , nearly cancelling the emitter's degradation.





Figure 5. al DC Current Gain, β, vs. Photocurrent, Ip, for 6N135 and 6N138 Optocouplars. Current Diagrams and Typical Values of Ip and CTR for Hawlett-Packard Optocouplars, bl 6N135, cl 6N138.

¢

With the 6N135 optocoupler, Figure 5b operating at  $l_F=10$  mA, or  $l_P\approx 10\mu A$ , which corresponds to the maximum  $\beta$  point on the  $V_{CE}=.4V$  curve, the slope is zero and the total CTR degradation is basically the emitter's degradation.

Another subtle effect is seen from the third term in Equation (5),  $(\Delta\beta/\beta)$ Ip, over time. At constant Ip,  $\beta$  can increase or decrease by a few percent over 10,000 hours. This change is so small that the third term is generally neglected.

neglected.



Ip - PHOTOCURRENT - #A

Figure 6. a) Output Current, I<sub>O</sub>, vs. Photocurrent, I<sub>P</sub>, for 6N137 Optocoupler.
b) Circuit Diagram and Typical Values of I<sub>F</sub> and CTR for 6N137 Optocoupler.

For the optocouplers containing an output amplifier, such as the 6N137, which switches abruptly about a particular threshold input current, the actual emitter degradation can be determined from Equations (11) and (13). An appropriate  $1F_{\rm initial}$  can be determined to provide for adequate guard band current which will allow the optocoupler emitter to degrade while maintaining sufficient  $I_{\rm p}$  to switch the amplitier. An actual design procedure to determine the needed  $1F_{\rm initial}$  for proper operation of Hewlett-Packard optocouplers is given in the design examples section.

#### MATRIX OF COEFFICIENTS

	29	i*c		85	'c	•	
	x	¥ + 2σ		ĸ	X + 2a		
	^	X = 20	R < 6	6 < R	R < 8	\$ < R	
A	4,95	9.7	6.8	50	15.0	11,0	
α	,388	,428	.302	.467	.284	.430	
	25	'c		81	85°C		
,	8<1	R ≥ 1	я.	<1	R:	> 1	
α[RI	.19 R <sup>.052</sup>	,10 R <sup>,32</sup>	,32 F	80, 9	,32 R <sup>,30</sup>		
g(R)	.065	.065 A .68	.111	R -25	.11 R .65		
	25	s'c		8	5°C		
γ(R)	.063	R .30		.154	R -28		
δ{RJ	.081	,38 R	.196 R . <sup>39</sup>				

Figure 7. Matrix of Coefficients.

- 1. Specify I<sub>FS</sub>, I<sub>FM</sub>
- 2. Determine  $R = I_{FS}/I_{FM} \le 20$   $I_{FS} \le 40 \text{ mA}$

Degradation Model Equations (11) and (13) Valid

3. First Approximation of Degradation

$$\overline{D}_{\overline{x}} = A_0 R^0 t^n$$
 (%) with  $\alpha \approx .4$ ,  $A_0$  (Figure 7)  
or  $\pi \approx .3$ , t in  $10^3$  hours  
 $\overline{x} + 2\sigma$  (D corresponds to  $1_{FS}$ )

4. Calculate  $I_{FS} = \begin{cases} 14.13 + 9.06 \log_{10} R @ 25^{\circ} C & Equation (7) \\ 10.5 + 5.76 \log_{10} R @ 85^{\circ} C & Equation (8) \end{cases}$ 

If  $I_{FS} \approx I_{FS}$ , Step 6 and the second terms in Equations (11) and (13) do not need to be calculated.

- 5. Calculate n(R) = .0475 log<sub>10</sub>R + .25
- 6. Calculate  $S = \alpha(R) \log_{10} t + \beta(R)$   $\alpha(R), \beta(R)$  Figure 7  $P = \gamma(R) \log_{10} t + \delta(R)$   $\gamma(R), \delta(R)$  t in  $10^3$  hours
- 7. Calculate Mean, Mean + 2a Degradation

 $D_{\overline{X}} = A_o R^{\alpha} t^{n(R)} + S [I_{FS} - I_{FS}]$   $D_{\overline{X} + 2\sigma} = A_o R^{\alpha} t^{n(R)} + [S + 2P] [I_{FS} - I_{FS}]$   $(A_{O}, \alpha \text{ via Figure 7, t in 10}^3 \text{ hours})$ \*Equation (13)

8 For Second Order Effect, Determine Slope

$$\frac{\partial \ln \beta}{\partial \ln t_p} = \frac{1}{2.3\beta} \frac{\partial \beta}{\partial \log_{10} l_p}$$
 Figure 5a — typical curves with en epproximation for HP optocouplers of  $l_p = 1 \, \text{mA}$  yields  $l_p \approx 1 \mu \text{A}$ 

9a. Total CTR Degradation for Mean Distribution

$$\frac{\Delta CTR}{CTR} = D_{\overline{X}} + D_{\overline{X}} - \frac{\partial \ln \beta}{\partial \ln \ln \beta}$$

9b. Total CTR Degradation for Mean + 2o Distribution

$$\frac{\Delta CTR}{CTR} = D_{\overline{x}+2\sigma} + D_{\overline{x}+2\sigma} \frac{\partial ln\beta}{\partial lnl_p}$$

# Practical Application

A very common application of an optocoupler is to function as the interfacing element between digital logic. In this section, the designer will be shown an approach which will insure the initial and long term performance of such an interface, and take into account the practical aspects of the system that surrounds it. These system elements include the data rate, the logic families being interfaced, the variations of the power supply, the tolerances of the components used, the operational temperature range, and lastly the expected lifetime of the system.

The system data speed can be considered as the primary selection criteria for selecting a specific optocoupler family. Figure 9 lists the ranges of data rates for four Hewlett-Packard optocoupler families when driven at specified LED input current, IF. With this table, and the knowledge of the system data rate requirements, it is possible to select an optimum coupler.

An example of an optocoupler interconnecting two logle gates is shown in Figure 8. A logic low level is insured when the saturated output sinking current,  $I_{\rm O}$ , is greater than the combined sourcing currents of the pull-up resistor, and the logic low input current,  $I_{\rm IL}$ , of the interconnecting gate. Using the coupler specifications selected from Figure 9 and the corresponding CTR (MIN) from Figure 10,




Figure 8. Typical Digital Interface Using an Optocoupler.

$$I_{F \text{ (MIN)}} = \frac{V_{\text{col (MIN)}} - V_{F \text{ (MAX)}} - V_{OL}}{R_{\text{In (MAX)}}}$$
 (18)

$$I_{F (MAX)} = \frac{V_{cc1 (MAX)} - V_{F (MIN)} - V_{OL}}{R_{ln (MIN)}}$$
 (19)

$$I_{F} = \frac{I_{o} \times 100}{\text{CTR(MIN)}} \tag{20}$$

$$R_{in} = \frac{V_{ec1} - V_F - V_{OL}}{I_E}$$
 (21)

FAMILY	NRZ DATA			INPL	T CURRENT	– 1 <sub>F</sub>		
	RATE BITS/S	,5mA	1.0mA	1,6mA	7,5mA	10mA	12mA	16mA
6N135/6 ANDRE TO TV	MIN							333k
TRANSISTOR	TYP							2M
6N 138/9 ANDRE TO THE TANK THE PARTY OF THE	MIN	12k		22k			125k	
SPLIT EATHORS (1) 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	ТҮР	100k		200k			840k	
4N45/8 CATHOUR TO	MIN					1.8k		
DARLINGTON 3	ТҮР	_	640			6.5k		
6N137	MIN			_	6.7M			
GATE (L 640)	TYP				10M			

Figure 9. Figure 13.5-2. Optocoupler Data Rates Specifications.

FAMIL	v i			% СТЯ Ф	<sub>F</sub> = (mA)			TEMP	V <sub>OL</sub>
		.5	1.0	1,6	6	10	16	°c	0.
SINGLE	6N135						7	25	0,4
TRANSISTOR	6N136						19		
SPLIT	6N139		300					0-70	0.4
DARLINGTON	6N139	400	500					0-70	0.4
DARLINGTON	4N45		250			200		0-70	1.0
DARCINGTON	4N46	350	500			200		0-70	1,0
OPTICALLY COUPLED GATE	6N137				400			0-70	0.6

Figure 10. Optocoupler CTR (M(N),

it is possible to determine from Equation (20) the minimum initial value of IF for the coupler. The design criteria is that  $l_O \ge l_{IL} + l_R$  for the  $V_{IL}$  specified in Figure 11.

Using Equation (21), the typical value of  $R_{in}$  can be calculated for the selected  $I_F$  and the logic low output voltage,  $V_{OL}$ , of the driving gate. The  $V_{OL}$  of the logic family is given in Figure 11. The next step is to determine the worst case value of the LED input current,  $I_F$ , resulting from the tolerance variations of the LED current limiting resistor,  $R_{in}$ , and the power supply voltage,  $V_{ccl}$ . The conditions of  $I_F(MIN)$  and the initial CTR (MIN) are then used to determine the initial worst case value of  $I_{O(MIN)}$ . Conversely, the worst case CTR degradation will occur when the LED is stressed at  $I_F(MAX)$  conditions; thus,  $I_F(MAX)$  will be used to determine the worst case degradation of the optocoupler performance. Using the maximum  $V_{ccl}$  and the minimum  $R_{in}$  will accomplish this worst case calculation, as shown in Equation (19).

TTL FAMILY	IIL	VeL	I <sub>IM</sub>	VIH	l <sub>OL</sub>	VOL	l <sub>DH</sub>	V <sub>OH</sub>
745 74H 74 74LS 74L	-2 mA -2 mA -1,8 mA -,36 mA -,18 mA	.UV	50 μA 40 μA	2V 2V 2V	20 mA 20 mA 16 mA 8 mA 3.5 mA	.4V .4V .5V	-1000 µA 600 µA 400 µA 400 µA 200 µA	2.7V 2.4V 2.4V 2.7V 2.4V

Figure 11. Logic Interface Parameters.

The change in CTR from the initial value at time t=0 to a final value at some later time can be compensated by

choosing a value of  $R_L$  which is consistent with  $I_{o(MIN)} - m I_{IL}$  at the end of system life. Equation (22) describes this worst case calculation.

(22)

$$R_{L \text{ (MIN)}} \ge \underbrace{\frac{V_{\text{oo2}} \text{ (MAX)}^{-V} \text{ OL}}{I_{F(\text{MIN})} \cdot \text{CTR} \text{ (MIN)} \cdot 1 - \left(\frac{D_{\overline{x}} + 2\sigma}{100}\right)_{-\text{ ml}_{1L}}}_{\text{100}} = \text{ml}_{1L}$$

 $D_{X+2\sigma}$  = worst case CTR degradation

The selection of the maximum value of  $R_L$  is also of important in that its value insures that the collector is pulled up to the logic one voltage conditions,  $V_{1H}$ , under the conditions of maximum  $l_{OH}$  of the coupler, and the  $l_{1H}$  of the interconnecting gate.

(23)

$$R_{\text{U} \text{(MAX)}} \leq \frac{V_{\text{cc2} \text{(MIN)}^{-}} V_{\text{IH}}}{I_{\text{OH} \text{(MAX)}^{+ \text{m}} \text{IH}}}$$

The selection of the value of  $R_L$  between the boundaries of  $R_L$  (MIN), and  $R_L$  (MAX) has certain trade offs. As in any open collector logic system,  $T_{PLH}$  increases with increasing  $R_L$ . Conversely, as  $R_L$  is increased above  $R_{LMIN}$ , a larger guardband between  $I_{OMIN}$  and  $I_{1L} + I_R$  is achieved. Englneering judgement should be employed here to achieve the optimum trade off for desired performance.

Using the coefficient Figure 7 and Equations (11) and (13), the following examples are developed to demonstrate the methods of optocoupler system design in the presence of the mean and mean plus two sigma CTR degradation,

# Example 1.

# System Speelfications

Data Rate 20 k bit NRZ
Logic Family Standard TTL
Power Supply 1 & 2 5V ± 5
Component Tolerances ± 5%
Temperature Range 0 - 70°C
Expected System Lifetime 350 k hr (40 yr) at 50%
system use time and
50% Data Duty Factor

# Interface Specifications

# Coupler 6N139

 $\begin{array}{lll} \text{CTR (MIN)} &=& 500\% \,@\, l_F = 1.6 \text{ mA} \\ \text{VOL (MAX)} &=& .4V \,@\, l_F = 1.6 \text{ mA} \\ \text{loh (MAX)} &=& 250\mu\text{A} \,@\, V_{cc2} = 7V \\ \text{V}_F \,(\text{MAX}) &=& 1.7V \,@\, l_F = 1.6 \text{ mA} \\ \text{V}_F \,(\text{MIN}) &=& 1.4V \,@\, l_F = 1.6 \text{ mA} \\ \text{V}_F \,(\text{TYP}) &=& 1.6V \,@\, l_F = 1.6 \text{ mA} \end{array}$ 

# Logic Standard TTL

Step 1. Rin (TYP)

$$R_{\text{In}} = \frac{V_{\text{cef}} - V_{\text{F}} (\text{TYP}) - V_{\text{OL}}}{I_{\text{F}} (\text{TYP})}$$
(24)

$$R_{\rm in} = \frac{5.0 - 1.6 - .4}{1.6 \times 10^{.3}} = \frac{1.87 k\Omega, \text{select } 1.8 k\Omega}{R_{\{MIN\}}} \pm 1710\Omega$$

$$R_{\{MAX\}} = 1890\Omega$$

Step 2. 1<sub>F</sub> (MAX)

$$I_{F \text{ (MIN)}} = \frac{V_{cc1 \text{ (MIN)}} - V_{F \text{ (MAX)}} - V_{OL}}{R_{in \text{ (MAX)}}}$$
 (26)

$$I_{F \text{ (MIN)}} = \frac{4.75 - 1.7 - .4}{1890\Omega} = 1.4 \text{ mA}$$

Step 3. IF (MAX)

$$I_{F \text{ (MAX)}} = \frac{V_{cc1} \text{ (MAX)} - V_{F \text{ (MIN)}} - V_{OL}}{R_{in \text{ (MIN)}}}$$
 (26)

$$1_{\text{F (MAX)}} = \frac{5.25 - 1.4 - .4}{1710\Omega} = 2.02 \text{ mA}$$

Step 4. Determine continuous operation time for LED emitter.

t<sub>continuous</sub> = 87.60K hr

Step 5. Obtain the mean and mean + 2 $\sigma$  CTR degradation at  $I_F$  (MAX) and teontinuous lifetime either as an approximation from Figure 4 or by calculations as shown below.

Step 5a. Determina D<sub>x</sub>

$$D_{\overline{x}} = A_0 t^{25} + S [I_{FS} - \overline{I}_{FS}]$$

$$D_{\overline{y}} = 4.95 t_{(k,hr)}^{25} + [.186 \log t_{(k,hr)} + .055]$$
(27)

$$[I_{F(MAX)} - 14.13 \text{ mA}]$$

$$D_{\overline{X}} = 4.95 (87.6)^{.25} + (.186 \log 87.6 + .055)$$
  
(2.02 mA - 14.13 mA)

D<sub>cf</sub> = 10.10% for 40 yr system operation

Step 5b. Datermine D<sub>x + 2\sigma</sub>

$$D_{\overline{X} + 2\sigma} = A_0 t^{.25} + (S + 2P) [I_{FS} + \overline{I}_{FS}]$$

$$D_{\overline{X} + 2\sigma} = 9.7 t_{(k,hr)}^{.25} + [2 (.063 \log t_{(k,hr)}^{.05} + .081)]$$
(28)

 $+ (.186 \log t_{(k hr)} + .055)]$   $\times [I_{F (MAX)} - 14.13 \text{ mA}]$   $D_{\overline{X} + 2\sigma} \approx 9.7 (87.6)^{.25} + [2 (.063 \log 87.6 + .081) + (.186 \log 87.6 + .055)]$   $\times (2.02 \text{ mA} - 14.13 \text{ mA}]$ 

$$D_{\overline{x} + 2a} = 19.71\%$$

Step 6. Guardhand the worst case value of CTR degradation.

It is often desirable to add some additional operating margin over and above conditions dietated by simple worst case analysis. The use of engineering judgement to increase the worst possible CTR degradation by an additional 5% margin would insure that the entire distribution would fall within the analysis. Thus,

$$D_{\overline{x} + 2\sigma} + 5\% = 24.71\%$$

Step 7. Selecting R<sub>L (MIN)</sub> for guardbanded worst case

$$D_{\overline{X} + 2\sigma} + 5\%$$
 , m = 1

$$R_{L(MIN)} > \frac{V_{cc2 \text{ (MAX)}} - V_{OL}}{I_{F(MIN)} \cdot CTR_{(MIN)} \cdot 1 - \binom{D_{\bar{X}+2\sigma} + 5\%}{100}}_{-mI_{IL}}$$

$$R_{L(MIN)} \ge \frac{5.25 - .4}{1.4 \times 10^{-3} \cdot 500\% \cdot 1 - \left(\frac{24.71\%}{100}\right) - 1 \cdot 1.6 \text{ mA}}$$

 $R_{L (MIN)} = 1.32k\Omega$ 

Step 8. Select R<sub>L (MAX)</sub>

$$R_{L \text{ (MAX)}} \leq \frac{V_{\text{cc2}} (\text{MAX}) - V_{\text{OL}}}{I_{\text{OH (MAX)}} + mI_{\text{IH}}}$$
(29)

$$R_{L \text{ (MAX)}} \le \frac{4.75 - 2.4}{250\mu\text{A} + 40\mu\text{A}} = 8.1\text{k}$$

The range of  $R_L$  is from  $1.32k\Omega$  to  $8.1k\Omega.$  It is desirable to select a pull-up resistor which optimizes both speed performance and additional  $l_O$  guardband. This criteria leads to a tradeoff between a value close to  $R_L$  (MIN) for speed performance and one bordering near  $R_L$  (MAX) for  $l_O$  guardbanding. In this design example, the system's lifetime has a higher priority than does the moderate speed performance demanded from the optocoupler. An  $R_L$  of  $3.3k\Omega \pm 5\%$  is selected under this condition.

An additional guardband of 5% was added to the worst case  $D_{\overline{X}+2\sigma}$  CTR degradation guardband to insure that even a greater percentage of the distribution would be accounted for. The actual percentage difference between  $l_{OL}$  (MAX) and  $l_{O}$  (MIN) at the end of system life is shown below:

(30)

$$I_{O \text{ (MIN)}} = \frac{\text{CTR}_{\text{(MIN)}} \cdot I_{\text{F (MIN)}} \cdot 1 - \left(\frac{\overline{D}_{\overline{x} + 2\sigma}}{100}\right)}{100}$$

(31)

$$I_{OL \text{ (MAX)}} = \frac{V_{cc2} \text{ (MAX)} - V_{OL}}{R_{L \text{ (TYP} - 5\%)}} + m|I_{IL}|$$

% Guardband = 
$$\left[ 1 - \frac{I_{OL}(MAX)}{I_{O}(MIN)} \right] X 100$$
 (32)

For the example shown, the additional end of system life  $l_{O}$  guardband results from the selection of an  $R_{L}$  greater than the  $R_{L,(MIN)}$  as shown in Steps 9, 10, and 11.

Step 9. In (MIN) at end of system life

$$I_{O \text{ (MIN)}} = \frac{500\% \cdot 1.4 \text{ mA} \cdot \left(1 - \frac{19.17\%}{100}\right)}{100} = 5.65 \text{ mA}$$

Step 10. IOL (MAX) for worst case of IR (MAX) + IIL

(33)

$$I_{OL (MAX)} = \frac{5.25 - .4}{3.13k\Omega} + 1.6 \text{ mA} = 3.14 \text{ mA}$$

Step 11. % Guardband

$$\% = 1 - \frac{3.14 \text{ mA}}{5.65 \text{ mA}} = 100 = 44.4\% \tag{34}$$

(22)

Thus, this circuit interface design offers an additional 44.4%  $I_{O}$  guardband beyond the 19.71% required to compensate for the CTR change caused by 86.7k hr of continuous operation at an  $I_{F\,(MAX)}$  of 2 mA. This extra guardband results from having chosen an  $R_{L}$  =3.3k rather than the lowest allowable value of  $R_{L}$  plus the engineering guardband chosen in Step 6.

# Exampla 2,

# System Specifications

Data Rate	250K bit NRZ
Logic Family	TTL to LSTTL
Power Supply 1 and 2	5V ± 5%
Component Tolerance	± 5%
Temperature Range	25°C
Expected System Lifetime	175 k hi (20 yi) at
	50% System Use Time
	and 50% Date Duty
	Factor

# Interface Conditions

# Coupler 6N136

# Logic LSTTL

111.	= .36 mA	$l_{OL} = 8 \text{ mA}$
$\hat{\mathbf{v}}_{\mathbf{H}}$	= .36 mA = .8V = 40µA = 2V	$l_{OL} = 8 \text{ mA}$ $V_{OL} = .5 \text{V}$
$I_{\rm H}$	= 40µA	$I_{OH} = 400\mu A$ $V_{OH} = 2.7V$
$V_{\rm IH}$	= 2V	$V_{OH} = 2.7V$

Again using Figure 7, the data rate dictates the use of a 6N136 at an  $I_{\rm F}$  (TYP) of 16 mA. Using the same 12 step worst case analysis, it is possible to determine the values of  $R_{\rm in}$ ,  $R_{\rm L}$  and the degree of guardbanding of  $I_{\rm O}$  at end of system lifetime.

Step 1. 
$$R_{in}$$
 = 187 $\Omega$ , select 180 $\Omega$  ± 5%  $R_{L}$  (MIN) = 179 $\Omega$   $R_{L}$  (MAX) = 189 $\Omega$ 

Step 2. IF (MIN) = 14.02 mA

Step 3. IF (MAX) = 19 mA

Step 4. System Lifetime

t = 43.8k hi

Step 5.  $D_{\overline{X}}$  and  $D_{\overline{X}+2\sigma}$  for  $I_{F}$  (MAX) of 19 mA by calculation or from Figure 4

$$D_{\overline{x}} = 14.5\%$$
 43,8k hr  $D_{\overline{x}+2g} = 28.5\%$  continuous lifetime

Step 6. Engineering Guerdbend of 5%,

$$D_{\overline{x} + 2\sigma} + 5\% = 33.5\%$$

Step 7. R<sub>L</sub> selection with guardbanding of  $D_{x+2\sigma}$  + 6%

$$R_{L \text{ (MIN)}} = 3.44k\Omega$$

Step 8. 
$$R_{L (MAX)} = 50k\Omega$$

Step 9. 
$$R_{L \text{ (TYP)}} = 5.1 \text{k}\Omega \pm 5\%, R_{L \text{ (TYP}} - 5\%)$$
  
=  $4.84 \text{k}\Omega, R_{L \text{ (MAX}} + 5\%)$   
=  $5.35 \text{k}\Omega$ 

Step 10. End of System Life IO (MIN)

$$I_{O(MIN)} = 1.5 \text{ mA}$$

Step 12. Engineering % Guerdbend of IO (MIN) = 9.3%

# Example 3,

If a particular design requirements specifies a maximum tolerable degradation over a system lifetime, the optimum value of IF(TYP) can be obtained from Figure 12. For example, if a maximum acceptable degradation,  $D_{\overline{X}\,+\,2\sigma}$ , is 40%, and a continuous operation of 400k hr is desired, this curve specifies that  $I_F$ (TYP) should be less than or equal to 10 mA. A 400k hr continuous operation with 100% system duty factor as might be encountered in telephone switching equipment is equivalent to 45 years of system lifetime.

If a 6N139 split Dailington were used to interface an LSTTL logic gate with the system specifications stated, e collector pull-up resistor of as low as 160 $\Omega$  could be used. If an  $R_L$  of 1k were selected, this optocoupler would offer an additional end of life guardband of 81.8%. This worst case analysis points out that with the knowledge of selecting proper values of  $R_L$ , the CTR performance of the





Figure 12. Stress Current (IFS) vs. Time vs. % Degradation.

coupler far exceeds the normal MTBF requirements for most commercial electronic systems.

# Consideration of the Optically Coupled Gate

System data speed requirements in the multi-megabit lange can also be communicated through an optocoupler. The first three coupler families listed in Figure 9 are not applicable in these very high speed data interface applications; however, the optically coupled gate, 6N137, will function to speeds of up to 10 MHz. This type of coupler differs in operation from the single transistor and Dailington style units in that it exhibits a non-linear transfer relationship of IF to IO. This is shown in Figure 13. The relationship is described as a minimum threshold of LED input current, 18th which is required to cause the output transistor to sink the current supplied by the pull-up resistor and interconnected gate. As the LED degrades, the effect is that a larger value of Ip th is required to create the same detector photodiude current necessary to switch the output gate.

In the previous interface examples, the worst case analysis and guardbanding is based on the output collector current,  $t_{\rm O}$ . With the optically coupled gate, worst case guardbanding is concerned with the selection of the initial value of the  $l_{\rm F}$ , which at end of system lifetime will generate the necessary threshold photocurrent demanded by the gate's amplifici to change state.






Figure 13. 6N137 Input - Output Characteristies,

The calculation of the required  $I_F$  to allow for worst case LED degradation is approached by guardbanding the guaranteed minimum isolator input current,  $I_{FH}$ , for a specified  $I_{OL}$  and  $V_{OL}$  interface. Equation (35) shows the relationship of the  $I_F$  to  $I_F$  for this coupler.

$$I_p \alpha (I_p)^n$$
 , where  $1.1 \le n \le 1.3$  (35)

Using the concept that the guardbanding of the initial value of  $l_P$  will result in a similarly guardbanded  $l_P$ , the relationship presented in Equation (36) results:

$$\left[1 - \frac{D_{\vec{X}} + 2\sigma}{100}\right] = \left[\frac{I_{PH}}{I_{P}}\right] = \left[\frac{I_{FH}}{I_{F}}\right]^{n}$$
(36)

$$I_{F} = \frac{I_{FH}}{\left[1 - \frac{D_{\bar{X}} + 2\sigma}{100}\right]^{n}}$$
 (37)

The previous interface example showed that the first term of the  $D_{x+2\sigma}$  equation dominated the magnitude of the worst case degradation. This term,  $A_oR^\alpha t^{n(R)}$ , i.e., (9.7  $t_{(k hr)}^{-25}$ ), does not contain an  $I_F$  current dependent term; thus, an approximation of the worst case LED degradation can be made that relates to the system's lifetime. This initial value of  $D_{x+2\sigma}$  can be used in Equation (37) to calculate the initial value of the  $I_F$ . With this initial  $I_F$ , a more accurate degradation value can be calculated using Equation (28). This procedure results in an iterative process to zero in on a value of  $I_F$  that will insure reliable operation.

The following example will illustrate this approach.

# Example 4.

# System Specifications

 $\begin{array}{lll} \text{Data Rate} & 6 \text{ MHz NRZ} \\ \text{Logic Family} & \text{LSTTL to TTL} \\ \text{Power Supply 1 and 2} & 5 \text{V} \pm 5\% \\ \text{Component Tolerance} & \pm 5\% \\ \text{Temperature Range} & 0 - 70^{\circ}\text{C} \\ \text{Expected System Lifetime} & 203\text{k hr } (23\text{ yr}) \text{ at } 50\% \\ \text{System Use Time and} \\ & 50\% \text{ Data Duty Factor} \end{array}$ 

Step 1. Datermine the continuous operation time for LED emitter

Step 2. Calculate the worst case LED degradation

$$D_{x + 2\sigma} \approx 9.7 t_{(k hr)}^{-.25}$$

$$D_{x+2\alpha} \approx 9.7 (50.3)^{-25}$$

$$D_{v+2\alpha} \approx 26\%$$

Step 3. Calculate the first approximation of guardbanded  $I_{E_n}$ , n=1.2

(36) 
$$I_{F} = \frac{I_{FH}}{\left[1 - \frac{(\approx D_{\overline{X}} + 2a)}{100}\right]^{1/n}} = \frac{5 \text{ mA}}{.78} = 6.41 \text{ mA}$$

Step 4. Calculate Input resistor Rip

$$R_{in} \leqslant \frac{V_{cc1 \text{ (MIN)}} - V_F}{I_F} \frac{\text{(MAX)} - V_{OL}}{I_F}$$

$$R_{in} \le \frac{4.75 - 1.7 - .4}{.00641}$$

$$R_{\rm in} \leq 413\Omega$$
 select  $R_{\rm in} = 390\Omega \pm 5\%$ 

Rin (MAX)

 $R_{in} (MAX) = 409\Omega$ 

 $R_{in} \{MIN\} = 370\Omega$ 

Step 5. Calculate the IF (MAX)

$$I_{F \text{ (MAX)}} = \frac{V_{\text{col (MAX)}} - V_{F \text{ (MIN)}} - V_{OL}}{R_{\text{in (MIN)}}}$$

$$I_F = \frac{5.25 - 1.4 - .4}{370}$$

 $I_F = 9.32 \, \text{mA}$ 

Step 6. Calculate the worst case 
$$D_{\overline{X} + 2\sigma}$$
 for  $I_F$  (MAX)  $D_{\overline{X} + 2\sigma} = 25.8\% + .747 (9.32 mA - 14.13 mA)$ 

$$D_{x+2a} = 22.2\%$$

$$l_{\text{F}(\text{EOL})} = \frac{l_{\text{FH}}}{\left[1 - \frac{22.2}{100}\right]^{1/1,2}} = \frac{5}{.81} = 6.16 \,\text{mA}$$

Step 8. Calculate IF (MIN)

$$I_{F \text{ (MIN)}} = \frac{V_{cc1 \text{ (MIN)}} - V_{F \text{ (MAX)}} - V_{OL}}{R_{in \text{ (MAX)}}}$$

$$I_{F \text{ (MIN)}} = \frac{4.75 - 1.7 - .4}{409}$$

$$R_{L \text{ (MIN)}} = \frac{V_{\text{cc2 (MAX)}} - V_{\text{OL}}}{I_{\text{OL (MIN)}} - mI_{\text{IL}}}$$
$$= \frac{5.25 - .6}{.016 - .0016}$$

$$R_{L \text{ (MIN)}} = 332\Omega$$

$$R_{L \text{ (MAX)}} = \frac{V_{cc2} \text{ (MAX)} - V_{OH}}{I_{OH} \text{ (MAX)} + mI_{IH}}$$

$$R_{L \text{ (MAX)}} = \frac{4.75 - 2.4}{250\mu\text{A} + 40\mu\text{A}}$$

$$R_{L \text{ (MAX)}} = 8.1 \text{k}\Omega$$

Step 11. Minimum % Emitter Degradation Guardband

$$%_{(MIN)} = \left[1 - \frac{I_{F \text{ (EOL)}}}{I_{F \text{ (MIN)}}} 100\right]$$
 (38)

$$4.8\% = \left[1 - \frac{6.16 \text{ mA}}{6.47 \text{ mA}} \quad 100\right]$$

where IF (EOL) represents the switching threshold at the end of life.

Step 12. Meximum % Emitter Degradation Guardband

$$%_{(MAX)} = \left[1 - \frac{I_{F(EOL)}}{I_{F(MAX)}}\right] 100$$
 (39)

$$34\% = \left[1 - \frac{6.16 \text{ mA}}{9.32 \text{ mA}} \quad 100\right]$$

The conclusions that are to be drawn from this analysis are that as long as the  $^{1}F$  (MAX) is less than  $^{1}FS$  = 14.13 mA, the worst-worst case CTR degradation may be calculated using only the first term,  $A_{0}R^{\alpha}t^{n}(R)$ , of the  $D_{\overline{X}+2\sigma}$  case. In the example presented, 26% degradation was determined from the first term, and when the more accurate calculation using Equation (28) was used, a 22% degradation resulted. The end of life 1F guardband may be calculated using Equations (38) and (39). Using Equation (38), the minimum guardband is 5.7%, and with Equation (39), the maximum guardband is 35%.



# **APPLICATION NOTE 1003**

# Interfacing 18 Segment Displays to Microprocessors

# INTRODUCTION

Over the pest four yeers, tha nead for elphanumeric displays hes grown very rapidly due to the extensive use of microprocessors in new eystam designs. The HDSP-6508 and HDSP-6300 elphanumeric displays were developed to provide a low cost, easy-to-use alternative to 5x7 dot metrix displeys. These displays use an 18 segment displey font that includes a centered decimal point and colon for Increased readebility. This font is capeble of displeying the 84 character ASCII subset (numbers, punctuetion symbols, and upper case elphabet) as well as many special purpose symbols.. The HDSP-6504 and HDSP-6508 are 3.81 mm (0.150") red 4 or 8 character displeys In e dual-in-lina package. The HDSP-6300 is a 3.56 mm (0.140") red 8 cherecter diepley in a dual-in-line packege. The HDSP-6508 has character-to-character spacing on 6.35 mm (0.250") centers while the HDSP-8300 has charecler-to-cherecler epecing on 5.08 mm (0.200") centers. Paralleling the development of these alphenumeric displays here been the introduction of severel new display Interlace circuits that simplify the use of the 18 segment display. These circults include en ASCII to 18 segment decodar/driver end Improved NPN Darlington digit drivers that are designed to intertace directly to 5 voll digital logic. This Application Note deals with several techniques to interfece the 18 segment displey to microprocessor systems. Depending upon the overall system configuration, microprocassor time available to dadicate to display support, end tha type of information to be displayed, the system designer would choose the best Interfece technique to drive en 18 segment display.

# **DISPLAY INTERFACE TECHNIQUES**


This epplication note will deal with four different techniques, as shown in Figure 1a-d, for interfacing the HDSP-6508 and HDSP-6300 displeys to microprocessor systems.

1a. The REFRESH CONTROLLER Interlaces the microprocessor system to a multiplexed LED displey. The controller periodically interrupts the microprocessor and altar eech interrupt, the microprocessor supplies new display date for the next refresh cycle of the display.

- 1b. The DECODED DATA CONTROLLER refreshes e multiplexed LED displey independently from the microprocessor system. A local RAM stores decoded display deta. This date is continuously reed from the RAM and then used to refresh the displey. Whenever the display message is changed, the microprocessor decodes each cherecter in softwere end writes the dacoded data into the local RAM.
- 1c. The CODED DATA CONTROLLER also refreshes e multiplexed LED display Independently from the microprocessor system. The focel RAM stores ASCII deta which is continuously read from the RAM, decoded, end used to refresh the display. The display message is chenged by writing new ASCII cherecters within the local RAM.
- 1d, The DISPLAY PROCESSOR CONTROLLER uses a seperata microprocessor to drive the LED displey. This microprocessor provides ASCII storage, ASCII dacode, and displey refresh independently from the main microprocessor system. Softwara within the dedicated microprocessor provides meny powerful features not aveilable in the other controllers. The main microprocessor updates the LED displey by sending new ASCII characters to the slava microprocessor.

# COMPARISON OF INTERFACE TECHNIQUES

The choice of e parlicular interfece is an importent considerellon because it effects the design of the entire microprocessor system. Eech interfeca requires one or more memory or I/O eddresses. Thesa addrassas ara generated by decoding the microprocessor address bus. The displey decoder can be foceted within the microprocessor program or es circuitry within the display interfece. Location of the displey decoder within the microprocessor program gives the designer total control of the display font within the progrem. This feature can be particularly importent if the displey will be used to displey different languages end epecial grephics symbols. The Interfaca technique chosen may limit or interfara with some programming techniques used in the rest of the microprocessor program. For example, the use of en



ADDRESS BUE

DECODED DATA CONTROLLER

PLAN\*\*

RAM\*

RAM\*

DRIVERS

PROCEDED ATA CONTROLLER

DRIVERS

DRIVERS

ORIGINATE

ORIGINATE

PROCEDED ATA CONTROLLER

DRIVERS

DRIVERS

ORIGINATE

ORIGINATE

PROCEDER

PROCEDER


PROCEDER

ORIVERS

PROCEDER

Figure 1a. REFRESH CONTROLLER Oisplay Interface

Figure 1b. DECOOEO OATA CONTROLLER Oisplay Interface






Figure 1c. COOEO OATA CONTROLLER Display Interface

Figure 1d. OtSPLAY PROCESSOR CONTROLLER Oisplay Interface

Interrupt may restrict the use of some programming techniques used in the interruptable portions of the microprocessor program.

The REFRESH CONTROLLER requires continuous interaction from the microprocessor system. Since the microprocessor activety strobes the LED display, the display interface circuitry is reduced. Generally, this technique provides the lowest hardware cost for any given display length. The display decoder can be located either within the microprocessor program or as circuitry within the Interface. Display strobing is accomplished through use of the microprocessor interrupt circuitry. Demands upon microprocessor time are directly proportional to display length.

The DECODED DATA CONTROLLER and CODED DATA CONTROLLER require microprocessor Interaction only when the display message is changed. Both techniques employ a local RAM memory that is continuously scanned by the display interface electronics. For the DECODED DATA CONTROLLER, the display decoder is located within the microprocessor software and the local RAM stores decoded display dala. The CODED DATA CONTROLLER includes the display decoder within the display interface circuitry and the local RAM stores ASCII data. Since ASCII data is more compact than decoded display data, the CODED DATA CONTROLLER uses a smaller RAM than the DECODED DATA CONTROLLER. Both techniques allow the microprocessor to individually

change each display character by a memory or I/O write to a specific display address. These interface techniques can accept new data at a vary high rate.

The DISPLAY PROCESSOR CONTROLLER, lika Iha previously defined CODED and DECODED DATA CONTROLLERS, regulras microprocessor intaraction only when the display massage is changed. By using a dadicated microprocassor, the DtSPLAY PROCESSOR CONTROLLER provides many additional display teatures. These tealures include multiple entry modas, a blinking cursor, editing commands, and a data output function. The soltwara with the DISPLAY PROCESSOR CONTROLLER turther raduces microprocessor interaction by providing more sophisticated data entry modes. compared to the RAM antry mode provided by the DECODED DATA and CODED DATA CONTROLLERS. The display decoder can aither be designed into the dedicated display microprocessor or can be localed within a separate PROM. The use of a PROM allows the user to provide a spacial character lont with additional circultry. The DISPLAY PROCESSOR CONTROLLER does not allow as high a data entry rate as either the DECODED DATA or CODED DATA CONTROLLERS.

# MICROPROCESSOR OPERATION

in order to ellectively utiliza the interlace tachniques outlined in the tollowing sections, an understanding of microprocessor fundamentals is required. A brief description of microprocessor fundamantals is included in the following saction. A microprocessor systam usually consists of a microprocessor, ROM mamory, RAM memory, and a specific I/O interlace as outline in Figure 2. The microprocessor performs tha desired system function by executing a program storad within the ROM. The RAM memory provides temporary slorage for tha microprocessor system. Tha i/O interlace consists of circuitry that is used as an input to the system or as an output from the system. The microprocessor interfaces to this system

through an address bus, data bus, and control bus. The address bus consists of saveral outputs {A<sub>0</sub>, A<sub>1</sub>,...A<sub>n</sub>} from the microprocessor which collectively specify a binary number. This numbar or "address" uniqually spacifies aach word in the ROM mamory, RAM memory, and I/O interface. The data bus servas as an input to the microprocessor during a memory or input read and as an output from the microprocessor during a memory or output write. The control bus provides the requirad timing and signals to the microprocessor system to distinguish a memory read from a memory write, and in some systems an I/O read from an i/O write. These control lines and the timing between the address bus, data bus, and control bus vary for different microprocessors.

The address, data, and control busas provide the flow of Instructions and data Into the microprocesor. Program execution consists of a saries of mamory reads (instruction telches) which are sometimes followed by a memory read or write (instruction execution). The microprocessor performs a mamory read by outputling the memory addrass of the word to be read on the address bus. This address uniquely specifies a word within the memory system. The microprocessor also outputs a signal on the control bus, which instructs the memory system to perform a mamory read. The addrass salacts one mamory element, aither RAM or ROM, within the memory system. Than, the desired word within that selected memory element is gated on tha dala bus by tha read signal. Meanwhila, the unselected memory elements trislate their output lines so that only the selected memory element is active on the data bus. After sufficient delay, that microprocessor reads the word that appears on the data bus. Similarly, for a memory write, the microprocessor outputs the memory addrass of the word to be written on the address bus. Aller sufficient delay, the microprocessor outputs a signal on the control bus, which instructs the memory system to partorm a memory writa.




Figure 2. Block Diagram of a Typical Microprocessor System

The microprocessor also oulputs the desired memory word on the data bus. The address selects one RAM memory element within the memory system. The write signal causes the memory element to read the word on the data bus and store it at the desired location. Attenthe write cycle has been completed, the new word will have replaced the previous word within the RAM memory. During the memory write, outputs from the unselected memory elements remain tristated so that only the microprocessor is eclive on the data bus. These control lines and the timing tor the address bus, data bus, and control bus vary for different microprocessors.

Some microprocessors, such as the Motorola 6800 microprocessor family, handle memory and I/O in exactly the same way, Memory and I/O occupy a common address space and are accessed by the same instructions. With this type of microprocessor. The hardware decoding of the address bus determines whether the read or write is to a memory or I/O element. Other microprocessors, such as the Intel 8080A, Intel 8085A, and the Zilog Z-80 have separate address spaces for memory and I/O. These microprocessors use different instructions for a memory access or an I/O eccess and provide signals on the control bus to dislinguish between memory and I/O. One advantage of this approach is that the I/O address space can be made smaller to simplify device decoding. However, the I/O instructions that are available are usually not as powerful as the memory reterence instructions. Of course, the user can elways locate specific I/O devices within the memory address space through proper decoding of the eddress and control buses. This would allow these I/O devices to be accessed with memory reterence instructions.

The 6800 microprocessor tamily has a 16 line address bus, 8 line data bus, end a control bus that includes the signals VMA (Valld Memory Address), R/W (Read/Write), DBE (Data Bus Enable), and clock signals  $\phi_1$  and  $\phi_2$ . R/W specilles either e memory read or write while VMA is used in conjunction with R/W to specify a valid memory address, DBE gates the internal data bus of the 6800 to the external data bus, in meny applications, DBE is connected to  $\phi_2$ . Additional date hold time, IH, can be achieved by delaying  $\phi_2$  to the microprocessor or by extending DBE beyond the feiling edge of  $\phi_2$ . The timing between the address bus, date bus, VMA, and R/W for a memory write is shown in Floure 3.

For the 8080A microprocessor, the address bus consists of 16 lines, the deterbus consists of 8 lines, and the controf bus consists of several lines including DBIN (Data Bus In). WR (Write), SYNC (Synchronizing Signal), READY, and clock signals of end o2. DBIN and WR are used to specify a read or write operation. The 8080A microprocessor distinguishes memory from I/O through the use of a status word that precedes every machine cycle. When SYNC is high, the status word should be loaded into an octal laich. on the positive edge of \$\phi\_1\$. The outputs from the latch cen then be decoded to specify whether the machine cycle is ememory write, memory read, I/O write, or I/O read. The Intel 8228 or 8238 System Controller provides this status latch and additionally encodes the outputs of the stalus latch with DBIN and WR to generate tour timing signals MEM R (Memory Read), MEM W (Memory Write), I/D R (t/O Read), and I/O W (I/O Write). However, the 8228 and 8238 do not provide the outputs of the status latch. The liming between the address bus, data bus, WR, and SYNC




Figure 3. Memory Write Timing for the Molorola 6800 Microprocessor Family.

for both a memory write and an I/O write is shown in Figure 4. The 8080A also provides an input, READY, which allows the memory system to extend the time the address and data bus is valid by integral clock cycles.

# REFRESH CONTROLLERS

Figure 5 shows a REFRESH CONTROLLER for a 16 character 18 segment alphanumeric display. The circuit operates by Interrupting the microprocessor at a 1600 Hz rele. Following each interrupt, the microprocessor responds by outputting a new ASCII character to the Texas Instruments AC5947 ASCII to 18 Segment Decoder/Oriver and a new digit word to the 74LS174. The cheracter font for the AC5947 is shown in Figure 6. The outputs of the 74LS174 are decoded such that digit word 0016 turns the lettmost display character on, digit word 0F16 turns the rightmost display cherecter on, and digit word 1F16 turns all digits oft. The interfece can be expanded to 24 characters with an additional Signetics NE590 driver. This change would also require modifications in Ip peak, and the Interrupt rate.




Figure 4. Memory and I/O Write Timing for the Intel 8080A Microprocessor Family




Figure 5. 6600 or 8080A Microprocessor Interface to the HDSP-6506 REFRESH CONTROLLER Utilizing the Texas Instruments AC5947 ASCII to 16 Segment Decoder/Drivet

	BI.	<b>⊤</b> 5		0 <sub>3</sub> e <sub>2</sub> 0 <sub>1</sub> 0 <sub>0</sub>	0 0	0 0 0	0 0 1 0	G 0 1	0 1 0	0 1 0	0 1 1 0	0 1 1	1 0 0	1 0 0	1 0 1 0	1 0 1	1 1 0	1 1 0	1 1 1 0	1 1 1
D <sub>6</sub>	e,	, e	4	HEX	0	1	2	3	4	5	6	7	8	9	А	В	С	D .	E	F
0	1	0	,	2	(space)	,1	Ш	Ŧ	5	光	L	ı	<	>	Ж	+	1	_		/
6	1	1	١	3		1	2	3	4	5	5	7	8	9	:	>	L	=	د	7
1	0	(	,	4	P	A	B		$\square$	E	F	G	Н	I	J	K	L	M	N	
1	O		1	5	P	U	R		T	Ш	V	W	X	Y	Z	[	1		1	€

Figure 6, 18 Segment Display Font for the Texas Instruments AC5947 ASCII to 18 Segment Decoder/Orlver

A 6800 microprocessor program that intertaces to this REFRESH controller is shown in Figure 7. Following each interrupt, the program "RFRSH" is executed. The program uses a scratch pad register "POINT" that points to the location within a 16 byte ASCII message of the next ASCII character to be stored in the display interface. The scratch pad register "DIGIT" contains the next digit word to be loaded into the display interface. The program interfaces to the circuit through two memory or I/O addresses. A memory write to address "SEG" writes a six bit word into the AG5947, and a memory write to address "DIG" writes a five bit word into the 74LS174. To prevent undesirable ghosting, the digit drivers are turned off prior to loading the next ASCII character into the AG5947. After sufficient

delay, the next digit is turned on. Registers "POINT" and "DIGIT" are then updated by the program. Following execution of the "RTI" instruction, execution of the main program is resumed. A similar program written for an 8080A microprocessor is shown in Figure 8. The 6800 microprocessor program shown in Figure 7 operated with a 1 MHz clock requires 0.11% + 0.72n% of the available microprocessor time to refresh the display at a 100 Hz refresh rate, where n is the display length. The 8080A microprocessor program shown in Figure 8 when operated with a 2 MHz clock requires 0.31% ÷ 0.96n% of the available microprocessor time to refresh the display at a 100 Hz refresh rate, where n is the display length. For example, the 16 character display shown in Figure 5






Figure 7, 6800 Microprocessor Program and Flowchart that Interfaces to the REFRESH CONTROLLER Shown in Figure 5

LOC	OBJ	ECT CO	DE	SOURC	E STATEMENTS
001 <i>C</i> 001 <i>D</i>			SEC	EQU EQU	OGICH
E000 E002 E003	03 00 00	EO	POINT DICTT DATA	ORC DW DB DS	0E000H DATA 00H 16
E400 E401 E402 E405 E409 E400 E406 E416 E416 E416 E418 E418 E418 E421 E422 E423 E423 E426 E427 E423	FS 2A 3E 5 D3 3A D3 3C CA 3C 23 22 22 7D D6 6 6 D2	00E0 1F 1D 1C 02E0 1D 0F 71E4 02E0 00E0	RFRSH LOOP2 LOOP1	ORG PUSH PUSH PUSH INID MYI OUT LIDA OUT LIDA OUT LIDA OUT INR STA INX SHLD POP RET STA MOV SUI MOV INC	OE400H PSW H H H H H H H OIG A, IFH DIG SEC LOOPI A DIGIT H POINT H PSW AJ DIGIT AL LOOPI A LOOPI A LOOPI A LOOPI A LOOPI A LOOPI A LOOPI A LOOPI A LOOPI A LOOPI A LOOPI A LOOPI A LOOPI A LOOPI A LOOPI
E42D E42E	25 C3	IBE4		DOR JMP	H LOOF2




Figure 8. 8080A Microprocessor Program and Frowchart that Interfaces to the REFRESH CONTROLLER Shown in Figure 5

requires 11.6% of the 6800 microprocessor time or 15.7% of the 8080A microprocessor fime to refresh the display et e 100 Hz refresh rate. Fester versions of the 6800 end 8080A microprocessors cen reduce this microprocessor time by 50%.

# **DECODED CONTROLLERS**

Figure 9 shows a DECODED DATA CONTROLLER designed for a 32 charecter 18 segment alphanumeric display. To simplify the circultry, the display is configured es a 14 segment display with decimal point and colon. This ellows each display charecter to be specified by two 8 blf words. One possible display font is shown in Figure 10. The Motorola 6810 RAM stores 64 bytes of display data fhet are continually read and displayed. The display dete Is organized within the RAM such that addresses A<sub>5</sub>, A<sub>4</sub>, A<sub>3</sub>, A<sub>2</sub>, and A<sub>1</sub> specify the desired character and address An differentiates between the two words of display data for each character. The displey deta is formatted such fhefword 0 (D7-D0) is decoded as G2, G1, F, E, D, C, B, and A: end word 1 (D7-D0) is decoded as COLON, DP, M, L, K, J, I, end H. The display dete is coded low true such that elow output turns the appropriete segment on. Strobing of the display is accomplished with the 74LS14 oscillator and 74LS393 counter, The counter continuously reads display dafa from the RAM end enables the appropriate digit driver. The time allotted to each digit is broken into four segments. During the first segment of time, the displey is furned off and work 0 is reed from the RAM and stored in fhe 74LS273 ocfal register. During the next threa segments of time, word 1 is read from the RAM and the display is turned on. Thus, the display duty tactor is (1/32)

(3/4) or 1/42.6. For velues of R and C specified, the display is strobed at a 130 Hz refresh rate.

Data is entered into the RAM from the address and defa bus of the microprocessor via two control lines, Chip Select and Write. When Chip Select goes low, the eddress generated by the counter is disabled and the microprocessor address end data bus is gated to the RAM. Then, after sufficient delay, the Write input is pulsed, which stores the data within the RAM. The data entry fiming for the 18 segment DECODED DATA CON-TROLLER is shown in Figure 11. Because of the regulrement that the eddress inputs of the 6810 RAM musf be stable prior to the falling edge of Write, Chip Select should go low for time fow prior to the talling edge of Write, To quarantee that the address and data inputs of the RAM remain stable until efter Write goes high, Chip Select should remain low for time ton following the rising edge of Write. This requirement for two separate timing signers is also required for the CODED DATA CONTROLLER shown in Figure 15. Because this intertace fiming is somewhat more difficult then the previously described circuits, the following methods are presented for interfacing to commonly used microprocessors.

Interface to the 6800 microprocessor family is accomplished by NANDIng together VMA and some specified combination of high order eddress lines to generate Chip Select and using  $\phi_2$  to generate Write.

For the 8080A and 8085A microprocessor families, the limited flexibility of the output instruction requires that the 18 segment DECODED DATA CONTROLLER must be addressed as memory instead of I/O. The 8080A micro-




Figure 9, 6800, 8080A, and General Interface to the HDSP-6508 DECODED DATA CONTROLLER


	81	ITS	S	D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>	0 0	Q 0 0	D 0 1	0 0 1	0 1 0	0 1 0	0 1 1 0	0 1 1	1 0 0	1 0 0	1 B 1	1 0 1	1 1 0	1 1 0	1 1 1 0	1 1 1
D <sub>6</sub>	D	5	D4	HEX	0	1	2	а	4	5	6	7	В	9	Α	В	c	D	E	E
D	1		0	2	(space)	,t	П	Ξ	5	₩	Z	U	<	>	*	+	/	_		/
0	1	:	1	3		1	2	$\exists$	닉	5	5	7	$\Box$	9	:	;	2	=	7	7
1	O	)	0	4	P	H	B		I	E	F	G	H	I		К	L	M	N	
1	C		1	5	P		R	5	T	Ш	V	W	X	Y	Z	(	/	<del>}</del>	^	

Figure 10. One Possible 16 Segment Display Font (14 Segments Plus Decimal Point and Colon) for the DECODED DATA CONTROLLER Shown In Figure 9.

processor requires an external status latch to hold status information provided during program execution. This status latch function can be implemented with an octal register such as the intel 8212 or 74LS273. A Memory Write signal can be generated by NORing together all outputs of this status latch. This signal can then be NANDed with some epecified combination of high order address lines to generate Chip Select. The 8080A WR output can then be connected to Write. The Intel 8238 System Controller, which is commonly used with the 8080A microprocessor, prevents direct access to the outputs of the status latch. An example of an intertacing to

a system utilizing the 8238 is illustrated in Figure 9. MEM W from the 8238 is inverted and then NANDed with some specified combination of high order address lines to generate Chip Select. The 74LS113 generates Write from the microprocessor clock, \$\phi\_2\$ (TTL).

Interface to the 8085A microprocessor family can be accomplished by inverting the I/O/M output and NANDing the resulting algnal with the Sp output and some specified combination of high order address lines to generate Chip Select. The WR output from the microprocessor is connected directly to Write.



PARAMETER	EYMBOL	MIN.
WRITE CYCLE	Twe	425ns
WRITE DELAY	Lag	65nı
CHIP ENABLE TO WRITE	TOW	65na
DATA SETUP	Tow	210ns
DATA HOLD	трн	39ns
WRITE PULSE	Type	325ns
WRITE RECOVERY	Twe	25ns
CHIP ENABLE HOLD	Тен	Zins




Figure 11. Dala Entry Timing for the DECODED DATA CONTROLLER Shown in Figure 9

LOC	OBU	CT COL	DE .	SOURCE	STATEMENT
	BF0 0600		DSRLY DECDR	EQL'	SBEDO S060U
0000 0002 0004 0006	0000 BF0 06/K	D·	ASCII PADI PAD2 MESSGE	FDB EDB EDB RMB	MESSGE DSPLY DECOR 31
0400 0400 0403 0405	CE DF CE	BF00 02 0600	LOAD	DRG LDX STX LDX	50400 LDSPLY DPADI LDFCDR
0408 040A 040C 040E 040E	DF DE A6 O8 DF	04 00 00	LOGPI	STX LDX LDA A INX STX	D,ASCII X,0 D,ASCII
0411 0412 0414 0416	48 97 DE A6	05 04 00		ASL A STA A LDX LDA A	D.PAD2+I D.PAD2 N.0
0418 041A 041C 041E	E6 DE A7 08	01 02 00		LDA B LDX STA A INX STA B	X,I D,PADI X,0
041F 0421 0422 0424 0427	E7 08 DF 8C 26	00 02 BF40 E1		INX STX CPX BNE	X,0 D,PAD1 I,DSPLY+64 LOOPI




Figure 12, 6800 Microprocessor Program and Flowchart that Interfaces to the DECODED DATA CONTROLLER Shown in Figure 9

The simplest interface to the Z-80 microprocessor family is accomplished by addressing the 18 segment DE-CODED DATA CONTROLLER as I/O instead of memory. An exemple of this interface is shown in Figure 15. The  $\overline{IORO}$  output is inverted and NANDed with some specified combination of address lines to generate  $\overline{Chip}$  Select. The 74LS113 circuit generates  $\overline{Write}$  from the inverted microprocessor clock  $\phi$ .

A 6800 microprocessor program that interfaces to the 18 segment DECODED DATA CONTROLLER is shown in Figure 12. This program decodes 32 ASCII characters and stores the resulting decoded displey deta within the display. The scretch pad register "ASCII" points to the location of the next ASCII character to be decoded. The program reads the first ASCII character, Increments the point, "ASCII," and then looks up two words of displey data within the 64 character ASCII look-up teble "DECDR." These words of display date ere then stored et the two eddresses for the leftmost display location. Subsequent ASCII characters are decoded, end stored at the appropriate address within the display until all 32 characters have been decoded. After the progrem is finished, the pointer "ASCII" will have been incremented by 32. This program requires 2.4 ms for a 1 MHz clock to decode and load 32 ASCII characters into the 18 segment DECODED DATA CONTROLLER. The corresponding 8080A microprocessor program is shown in Figure 13. This program requires 1.4 ms for a 2 MHz clock to decode and load 32 ASCII characters into the 18 segment DECODED DATA CONTROLLER.

The 64 character ASCII font shown in Figure 10 can be generated using the table shown in Figure 14. This ASCII decoder uses two 8 bit words to represent each ASCII character. The format of the decoder is consistent with either the 6800 microprocessor program shown in Figure 12 or the 8080A microprocessor program shown in Figure 13.

# CODED DATA CONTROLLERS

Figure 15 shows a CODED DATA CONTROLLER designed for e 32 character 18 segment elphenumeric display. Operation of this circuit is similer to the DECODED DATA CONTROLLER shown in Figure 9 except that the Motorola 6810 RAM stores 32 six bit ASCII words and the Texes instruments AC5947 decodes this ASCII deta into 18 segment display data. The resulting display font is shown in Figure 6. Strobing of the display is accomplished by the 74LS14 oscilletor and 74LS393 counter. Because the long propagation delay through the AC5947 tends to cause display ghosting, the display is




Figure 13, 8080A Microprocessor Program and Flowchart that Interfaces to the DECODED DATA CONTROLLER Shown in Figure 9

ASCII	SYMBOL	WDRD 0	WORD I	ASCII	SYMBOD	WORD 0	WORD
20	(SPACE)	FF	F.F	40	(c)	44	- FD
21	1	FF	BD	41	Ä	80	FF
		DF	FD	42	В	70	ED
22 23	20	36	FD	43	ő	Č6	FF
24	S	12	ED	44	Ď	Fo	ED
25	5%	LB	D2	45	5	86	FF
26	\$ %	F2	CA	46	E F	8E	FF
27	4	FF	FD	47	Ĝ	42	PP
28	ſ	FF	F3	48	ĭi	09	PP
29	i	FF	DE	49	ï	F6	ED
7A	4	3F	CO	4A	- ;	Ei	FF
20	+	3F	FD	4B	Ŕ	81	F3
2C		FF	DE	4C	Ĺ	C7	FF
2D		3F	FF	4D	Ϋ́	Č9	FA
2E		FF	BF	4E	N	Č9	Fő
2F	7	FF	DB	4F	ô	ĈÓ	FF
30	Ď	CO	DB	50	P	0C	FF
31	Ĭ	FF	FD	51		CO	£7
32	2	24	FF	52	Ä	00	F7
33	2 3	30	FF	53	Q S T	17	FF
34 35 36 37	4	19	FF	54	-	12 FE	FD
35	5	96	F7	55	ů	ci	FF
36	6	02	FF	56	Ÿ	ČF	DB
37	6 7	F8	1-F	57	Μ.	C9	D7
38	8	00	£Γ	58	×	£F.	Di
39	9	18	FF	59	Ŷ	FF	EA
3A	1	ĖF	36	5A	ź	F6	DB
38	1	FF	5F	5B	- 1	7F	
3C	<	7F	FВ	5C		ÉF	F3 F6
31)	-	37	FF	5D	3	BF	DE
3E	>	BF	FE	5E	, t	FF	117
36	5	7C	FF	5F		F7	FF.
24		, ·-	8.17	31		F /	FF

Figure 14. 64 Character ASCII Decodar Table for the Microprocessor Programs Shown in Figures 12 and 13. 18 Segment Display Font is Shown in Figure 10.





Figure 15. General Interfaces to the HDSP-5508 CODED DATA CONTROLLER



PARAMETER	2AMBOT	MIN.
WRITE CYCLE	Tync	455m
WRITE DELAY	BAN	65ns
CHIP ENABLE TO WRITE	ten	ซีล้าเร
DATA SETUP	\$DIV	215ni
DATA HOLD	ŧрн	50n;
WRITE PULSE	Туур	340n1
WRITE RECOVERY	IV/B	40n1
CHIP ENABLE HOLD	Ice	50ni

Figure 16. Data Entry Timing for the CODED DATA CONTROLLER Shown in Figure 15

blanked momentarity after each new character is read from the RAM. This is accomplished by breaking the total time allotted for each digit into four segments. During the first segment, the display is turned off to allow data to ripple through the AC5947 and during the next three segments, the display is turned on. The resulting display duty factor is (1/32) (3/4) or 1/42.6. The display is strobed at a 130 Hz refresh rate.

Data is entered into the RAM from the address and data bus of the microprocessor via two control lines. Chlp Select and Write. When Chip Select goes low, the address from the counter is tristated and the microprocessor address bus and data bus is gated to the RAM. Then after sufficient delay, the Write input is pulsed, which stores the data within the RAM. Data entry liming for the 18 segment CODED DATA CONTROLLER is shown in Figure 16. Since this timing is very similar to the DECODED DATA CONTROLLER shown in Figure 9, Interface to the various microprocessor families is the same as described in the section on DECODED DATA CONTROLLERS.

# **DISPLAY PROCESSOR CONTROLLERS**

The DISPLAY PROCESSOR CONTROLLER provides a powerfut, smart interface which performs many of the functions normally found in a small terminal. The DISPLAY PROCESSOR CONTROLLER is designed around a slave microprocessor or custom LSI integrated circuit that provides display slorage and multiplexing will a very minimum of circuit complexity. The simplest DISPLAY PROCESSOR CONTROLLER designed for a 16 digit 18 segment alphanumeric display is shown in Figure

17. This circuit is designed around the Intel 8279 Programmable Keyboard/Display Interface, This LSI chip. contains the circultry necessary to Interface directly to a microprocessor bus and provides a 16 x 8 RAM, programmable scan counter, and keyboard debounce and control logic. While the 8279 is specifically designed for 7 segment displays, inclusion of the Texas Instruments AC5947 ASCII to 18 segment decoder/driver allows the use of an 18 segment alphanumeric display. The 8279 Keyboard/Display Controller Interfaces to a microprocessor via an eight line bldirectional Data Bus, control lines RD (Read), WR (Write), CS (Chip Selecti, Ao (Command/Dala), RESET, IRO (Interrupt Request), and a clock input, CLK. The display is scanned by outputs Ap-3. and Bo-3 which are connected to the inputs of the AC5947, and outputs SL<sub>0-3</sub> which are connected to the digit scanning circuitry. The 74LS122 is used to provide interdigit blanking to prevent display ghosting. In addition to display scanning, the 8279 also has the ability to scan many different types of encoded or decoded keyboards, X-Y matrix keyboards, or provide a strobed data input to the microprocessor. The 8279 provides for either block data entry, where data enters from left to right across the display overflowing to the leftmost display location; right data entry, where data enters at the righthand side of the display and previous data shifts toward the left; and RAM deta entry, where a four bit field in the control word specifies the address at which the next data word will be wrillen. The 8279 allowe data written into the display to be read by the microprocessor, and provides commands to either blank or clear the display.

The HDSP-8716/-8724/-8732/-8740 DISPLAY PROCES— SOR CONTROLLER shown in Figure 18 is designed to provide a flexible 18 segment display interface for displays up to 40 characters in length. This circuit utilizes a dedicated Intel 8048 single chip microprocessor to provide features such as a blinking cursor, display editing routines, multiple dela entry modes, variable display string length, and data out. This controller is available as a series of printed circuit board subsystems of 16, 24, 32, and 40 characters in length. The user interfaces to the 8048 microprocessor through eight Dala in inpuls, six Address Inputs, a Chip Select Input, Resel input, Blank input, six Data Oul oulputs, Data Valid output, Refresh output, and Clock output. The software within the 8048 microprocessor provides four data entry modes - Left Entry with a blinking cursor, Right Entry, Block Entry, and RAM Entry. The Data Out port allows the user to read the ASCII data stored within the display, determine the configured data entry mode and display length, and locale the position of the cursor within the display. Since the Data Out port is separate from the Data in port, the 18 segment DISPLAY PROCESSOR CONTROLLER cen be used for text editing Independent of the main microprocessor system. In Left Entry mode, the controller provides the Clear, Carriage Return, Backspace, Forwardspace, insert, and Delete editing functions; while in Right Entry mode, the controller provides Clear and Backspace ediling functions. The controller can also be expanded into multiple line panets.

The 8048 microprocessor interfaces to the display via the Port 2 output. The output is configured to enable the microprocessor to send a six bit word to one of three destinations as selected by P<sub>25</sub> and P<sub>27</sub>. The PROG output





Figure 17, HDSP-6508 DISPLAY PROCESSOR CONTROLLER Utilizing the Intel 8279 Programmable Keyboard Display Interface

is then used to store this word at the specified destination. Destinations is the 74LS174 hex register. The outputs of Ihls register are decoded by the 74LS259 addressable latches and Sprague ULN 2815 digit drivers. Output 3F16 is decoded to turn on the rightmost display digit while the address of the leftmost display digit varies from 1816 for a 40 character display to 3016 for a 16 character display. Destination; is the AC5947 18 segment decoder/driver. The positive edge of PROG stores a slx bil ASCII code within the AC5947. Because destinations is pulsed once every time a digit is refreshed, this output is also used as the Refresh output. Destinations is the Data Valid output of the Data Out port. Thus, Data Out actually consists of a series of six bit words that are sent to Destination2. Display refresh is accomplished by lirst turning off the digit drivers by outputting a 016 to the 74LS174. Then a new ASCII character is stored within the AC5947. Finally, a new digit word is stored within the 74LS174. The actual time that each digit is on varies according to the configured display length so as to provide a fixed 100 Hz refresh rate.

Interfacing the DISPLAY PROCESSOR CONTROLLER shown in Figure 18 to microprocessor systems depends on the needs of the particular application. Since the information on the Data in and Address inputs is loaded into the controller through a program within the 8048 microprocessor, the time required to read these inputs varies from about 100 to 700 microseconds. A latch as shown in the HDSP-8716/-8724/-8732/-8740 Data Sheet can be used as a buffer between these inputs and the data bus and address bus of the main microprocessor system. The latch provides Iemporary storage to avoid making the main microprocessor wait for the DISPLAY PROCESSOR CONTROLLER to accept data.



444

Figure 18. HDSP-8716/-8724/-8732/-8740 DISPLAY PROCESSOR CONTROLLER

The 18 segment DISPLAY PROCESSOR CONTROLLER shown in Figure 18 can also be interfaced to the main microprocassor system through a Peripheral Interface Adepter (PIA). The Data in Inputs of the controller would be connected to an output port of the PiA. In RAM Entry mode, the Address inputs of the controller would be connected to another output port of the PIA. The PIA provides a handshake back to the main microprocessor system that tells when the DISPLAY PROCESSOR CONTROLLER is ready to accept another data input word from the main microprocessor. This allows the microprocessor to load data into the controller at the highest possible rate. A PIA cen also be used to allow the 18 segment DISPLAY PROCESSOR CONTROLLER to act as a buffer betwean a keyboard and the main microprocessor. In this configur-

etion, the main processor could output a prompting message to the user via line DISPLAY PROCESSOR CONTROLLER. The user could then enter data from the keyboard into the display utilizing the controller's editing capability. After the message has been entered and edited, the user would instruct the main microprocessor to read the final edited message from the Dele Oul port. One port from the PIA can be used to control the Data in inputs of the DISPLAY PROCESSOR CONTROLLER and another port of the PIA can be used to reed the Data Out port. Figure 19 shows a 6800 microprocessor system using e Motoroia 6821 PIA to control the DISPLAY PROCESSOR CONTROLLER shown in Figure 18, The PB7 output of the PIA determines whether data is entered into the controller




Figure 19. 6800 Microprocessor interface to the DISPLAY PROCESSOR CONTROLLER Shown in Figure 18 Utilizing a Motorota 6821 PIA




Figure 20. 5890 Microprocessor Program and Flowchart that Interfaces to the Circuit Shown in Figure 19

trom the microprocessor system or trom the keyboard. Control lines CA<sub>1</sub> and CA<sub>2</sub> are used to provide a data entry handshake to allow data to be loaded into the controller at the highest possible rate. Data is read into the main microprocessor system through Port B of the PIA using the CB<sub>1</sub> input as a data strobe.

The 6800 microprocessor program shown in Figure 20 is used to operate the PIA Interface described in Figure 19. The microprocessor program tollowing "START" Is used to initialize the 6821 PIA. Once initialized, the PIA can be used either to load data into the controller via the main microprocessor, allow data to be loaded into the controller via the keyboard, or to read data from the Data Out port into the main microprocessor. The instruction CLR E, PRB at location 051B<sub>16</sub> forces PB<sub>7</sub> low to connact the outputs of Port A to the Data In Inputs of the controller.

Subroutine "LOAD" then loads a series of eight bil words into the controller, "LOAD" continues to output words until It reads an FF16 to denote the end of the prompting message. The instruction sequence LDA AI, \$80 and STA A E. PRB at location 052616 forces PB7 high to connect the output of the keyboard to the Data in inputs of the controller. In this mode, the user can enter or edit data into The DISPLAY PROCESSOR CONTROLLER. The 4B Input of the 74LS157 has been grounded to prevent the keyboard from loading a control word Into the DISPLAY PROCESSOR CONTROLLER, The Instructions LDA A I, \$0E and STA A E, CRB at location 052B18 enables tha "ER" key on the keyboard to interrupt the microprocessor when the edited message is complete. Subroutine "READ" would then be used to read data into the 6800 system. First, subroutine "READ" outputs a special control word.




Figure 21. 8080A Microprocessor Intertace to the DISPLAY PROCESSOR CONTROLLER Shown in Figure 18 Utilizing en Intel 8255 PIA




Figure 22, 8080A Microprocessor Program and Flowchart that Interfaces to the Circuit Shown in Figure 21

FF16, to the Data In inputs of the DISPLAY PROCESSOR CONTROLLER. This control word causes the controller to begin its data output sequence. The controller outputs a series of data output words that define the configured entry mode and display length, location of the cursor, and the ASCII text stored within the DISPLAY PROCESSOR CONTROLLER. "LOOP 1" within the program continuously reads the Data Valid output and waits until the controller outputs the STATUS word. This STATUS word, the subsequent CURSOR ADDRESS word, and the string of ASCII characters are then stored in consecutive words of scratch pad memory starting at address "STATUS."

A similar PIA interface designed for an 8080A microprocessor system that uses an Intel 8255A PIA is shown in Figure 21. This interface operates in much the same way as the 6821 PIA interface that was previously described. The PC4 output of the PIA determines whether the Data in inputs oil the 18 segment DISPLAY PROCESSOR CONTROLLER shown in Figure 18 are connected to the PIA or to the keyboard. Control lines PC6 and PC7 are used to provide a data entry handshake between the 8080A microprocessor and the DISPLAY PROCESSOR CONTROLLER. Data is read into the 8080A microprocessor system through Port 8 of the PIA using PC2 as the data strobe.

The 8080A microprocessor program shown in Figure 22 is used to operate the PIA Interlace described in Figure 21. The microprocessor program following "START" is used to initialize the 8255A PIA. The instructions MVI A, 08H and OUT CNTRL at location E45716 force PC4 low to connect Port A of the PIA to the Data in inputs of the DISPLAY PROCESSOR CONTROLLER. Subroutine "LOAD" would then be used to load a prompting message into the controller. The instructions MVI A, 09H and OUT CNTRL at location E45E1s connect the keyboard to the Data in inputs of the controller. In this mode, the user can enter data into the DISPLAY PROCESSOR CONTROLLER, or to edit an existing line. Subroutine "READ" would then be used to read the data from the Data Out port into the 8080A microprocessor system.

Subroutine "READ" begins the data output sequence by outputting the special control word FFH to the Data In inputs of the DISPLAY PROCESSOR CONTROLLER. Then, the subroutine reads the series of data output words that are outputted by the controller and stores them in consecutive words of scratch pad memory starting at address STAT.



## APPLICATION NOTE 1004

## Threshold Sensing For Industrial Control Systems With the HCPL-3700 Interface Optocoupler

## INTRODUCTION

The use of electronic logic circuitry in most applications outside of a controlled environment very quickly brings the design engineer into contact with the problems and hazards involved in interfacing between the logic function and the controlled function. These problems have always been particularly evident in the field of industrial control where the electrically "noisy" environment produced by motors, power lines, lightning and other sources of interference may mask the desired signal, and in some cases even result in the destruction of the logic control system itself. In these situations, the designer must resort to solutions which will provide Isolation between the logic system and the Input or output function Traditional methods of isolation Involve the use of such devices as capacitors, relays, tranformers, and optocouplers. Of these methods, the optocoupler provides an ideal combination of speed, do response, high common mode rejection, and low input to output coupling capacitance.

In the implementation of an interface from an electrically noisy environment into logic systems, it is often desirable, if not mandatory, to establish some current or voltage switching point or threshold at which the input signal is considered true. Since the input, or feedbeck, signal in industrial control systems may be ec or dc and may range from low, 5 volt, levels to 110 or 240 volts ac, the design of such a threshold switching system can become more than a trivial problem. This is especially true when using the optocoupler, considering the relatively large renge of current transfer ratio (CTR) found in most devices.

Tha problem of establishing an Input switching threshold is resolved in the design of the Hewlett-Peckard HCPL-3700 optocoupler. This device combines an ac or dc voltage and/or current detection function with a high insulation voltaga optocoupler in a single eight pin plastic dual in-line package.

As shown in the block diagram of Figure 1, this device con-




Figure 1. Block Diagram of the HCPL-3700

sists of a full-wave bridge rectifier and threshold detection integrated circuit, an LED, and an optically coupled detector integrated circuit, The detector circuit is a combination of a photodiode and a high current gain, split Darlington, amplifier.

The input circuit will operate from an ac or do source and provide e guarenteed, temperature compensated threshold level with hysteresis. The device may be programmed for higher switching thresholds through the use of a single external resistor.

With threshold level detection provided prior to the optical isolation peth and subsequent gain stage, variations in the current transfer ratio of the device with time or from unit to unit are no longer importent.

In addition to allowing ac or do input signals, the Zener diodes of the bridge circuit also provide input voltage clamping to protect the threshold circuitry and LED from over voltage/current stress conditions. The LED current is provided by a switched current source.

The HCPL-3700 optocoupler output is an open collector, high gain, split Darlington configuration. The output is compatible with TTL and CMOS togic levels. High common mode rejection, or transient immunity of  $600V/\mu s$ , allows excellent isolation. Insulation capability is 3000 volts dc. The recommended operating temperature range is 0°C to 70°C.

The HCPL-3700 meets the requirements of the industrial control environment for interfacing signals from ac or do power equipment to logic control electronics. Isolated monitoring of relay contact closure or relay coil voltages, monitoring of limit or proximity switch operation or sensor signals for temperature or pressure, etc., can be accomplished by the HCPL-3700. The HCPL-3700 may also be used for sensing low power line voltage (Brown Out) or loss of line power (Black Out).

## **Device Characteristics**

The function of the HCPL-3700 can best be understood through a review of the input V/I function and the input to output transfer function. Figure 2 shows the input characteristics,  $I_{1N}$  (mA) versus  $V_{1N}$  (volts), for both the ac and dc cases.

The dc input of the HCPL-3700 appears as a  $1000\Omega$  resistor in series with a one volt offset. If the ec pins (1, 4) are left unconnected, the dc input voltage can increase to 12V (two Zener diode voltages) before the onset of input voltage clamping occurs. If the ac pins (1, 4) are connected to ground or to dc pins (2, 3) raspectively, the dc input voltage will clamp at 6.0V (one Zener diode voltage). Under clamping conditions, it is importent that the maximum input current limits not be exceeded. Also, to prevent excessive current flow in a substrate diode, the dc input cen not be backbiased more than -0.5V. The choice of the input voltage clamp level is determined by the requirements of the system design. The advantages of clemping the input at a low voltage level is in limiting the magnitude of forward current to the LED as well as limiting the input power




Figure 2. Typical Input Characteristics, I<sub>IN</sub> vs. V<sub>IN</sub>




Figure 3. Typical Transfer Cherecteristics of the HCPL-3700

to the device during large voltage or current transients in the industrial control environment. The internal limiting will in some cases eliminate the need for additional protection components.

The ec input eppears similar to the doinput except that the circuit has two additional diode forward voltages. The ac input voltage will clamp at 6.7V (one Zener diode voltage plus one forward biased diode voltage), and is symmetric for plus or minus polarity. The ec voltage clamp level can not be changed with different possible do pin connections.

The transfer characteristic displayed in Figure 3 shows how the output voltage varies with input voltage, or current, levels. Hysteresis is provided to enhance noise immunity, as well as to maintain a fast transition response  $(t_p,\ t_f)$  for slowly changing input signels.

The hysteresis of the device is given in voltage terms as  $V_{HYS} = V_{TH+} - V_{TH-}$ , or in terms of current as  $I_{HYS} = I_{TH-}$ . The optocoupler output is in the high state until the input voltage (current) exceeds  $V_{TH+}(I_{TH+})$ . The output state will return high when the input voltage (current) becomes less than  $V_{TH-}(I_{TH-})$ .

As is shown in Figure 3, the HCPL-3700 has preprogrammed ac end do switching threshold levels. Higher input switching thresholds may be progremmed through the use of a single series input resistance as defined in Equation (1). In some cases, it may be desirable to split this resistance in helf to achieve transient protection on each input lead and reduce the power dissipation requirement of each of the resistors.

Figure 4 illustrates three typical interface situations which e designer mey encounter in utilizing a microprocessor es a controller in industriel anyironments.

Example 1. A do voltage applied to the motor is monitored as an indication of proper speed and/ or load condition.




Figure 4. Applications of the HCPL-3700 for Interfacing AC and DC Voltages to a Microprocessor

Example 2. A limit switch uses a 115V ac or 220V ac control loop to improve noise immunity and because it is a convenient high voltage for that purpose.

Example 3. An HCPL-3700 is used to monitor a computer power line to sense a loss of line power condition. Use of a resistive shunt for improvement of threshold accuracy is analyzed in this example.

Also Illustrated is an application in which two HCPL-3700's are used to monitor a window of safe operating temparatures for some process parameters. This example also requires a rather precise control of the optocoupler switching threshold. An additional dedicated leased line system example is also shown {Example 4}.

## Example 1. DC Voltage Sensing

The dc motor monitor function is astablished to provide an indication that the motor is operating at a minimum desired speed prior to the initiation of another process phase. If the applied voltage,  $V_{Mr}$ , is greater than  $\delta V_r$ , it is assumed that the desired speed is obtained. The maximum applied voltage in the system is 10V. The HCPL-3700 circuit configuration for this dc application is shown in Figure 5.




Figure 5. Interfacing a DC Voltage to an MPU using the HCPL-3700

NOTE: See Appendix for a definition of terms and symbols for this and all other examples.

The following conditions are given for the external voltage threshold level and input requirements of the HCPL-3700:

## External Voltage Levels - V<sub>M</sub>

V. = 5V dc (50%)

V<sub>peak</sub> = 10V dc

## HCPL-3700 Input Lavels

V<sub>TM+</sub> = 3.8V

 $V_{TH}$  = 2.6V

 $V_{ICH3} = 12V$ 

 $I_{TH\perp} = 2.5 \text{mA}$ 

 $I_{TH}$  = 1,3mA

For the 5V threshold, R is calculated via the expression:

$$R_{X} := \frac{V_{+} - V_{TH+}}{I_{TH+}} \tag{1}$$

$$=\frac{5V-3.8V}{2.5mA}$$

$$R_{\nu} = 480\Omega$$
 (470 $\Omega \pm 5\%$ )

The resultant lower threshold level is formed by using the following expression:

$$V_{-} = I_{TH-} R_{x} + V_{TH-}$$

$$= (1.3mA) 470\Omega + 2.60V$$
(2)

$$V = 3.21V$$

With the possible unit to unit variations in the Input threshold levels as well as  $\pm 5\%$  tolerance variations with  $R_{\rm X}$ , the variation of  $V_+$  is  $\pm 12.4\%$ ,  $\pm 15\%$  and  $V_-$  varies  $\pm 14\%$ ,  $\pm 23.5\%$ . (NOTE: With a low, external, voltage threshold level,  $V_+$ , which is comparable in magnitude to the  $V_{\rm TH+}$  voltage threshold level of the optocoupler ( $V_+ \leq 10V_{\rm TH+}$ ) the tolerance variations are not significantly improved by the use of a 1% precision resistor for  $R_{\rm X}$ . However, at a large external voltage threshold level compared to  $V_{\rm TH+}$  ( $V_+ > 10V_{\rm TH+}$ ), the use of a precision 1% resistor for  $R_{\rm X}$  does reduce the variation of  $V_+$ .)

For simultaneous selection of external upper,  $V_+$ , and lower,  $V_-$ , voltage threshold points a combination of a series and parallel input resistors can be used. Refer to the example on "ac operation with improved threshold control and accuracy" for detailed information.

Calculation of the maximum power dissipation in  ${\bf R}_{\bf X}$  is determined by knowing which of the following inequalities is true:

$$\frac{V_{+}}{V_{peak}} > \frac{V_{TH+}}{V_{IHC}}$$
 (V<sub>IN</sub> will not clamp) (3)

$$\frac{V_{+}}{V_{peak}} < \frac{V_{TH+}}{V_{IHC}} \qquad (V_{IN} \text{ will clamp}) \tag{4}$$

where  $V_{\mbox{\scriptsize IHC}}$  is the particular input clamp voltage listed on the data sheet.

For this dc application with ac pins (1, 4) open, input voltage clamping will not occur, i.e.,

$$\frac{V_{+}}{V_{\text{peak}}} > \frac{V_{\text{TH+}}}{V_{\text{IHC3}}}$$

$$\frac{5V}{10V} > \frac{3.8V}{12.0V}$$

Consequently, a conservative value for the maximum power dissipation in R<sub>x</sub> for the unclamped input voltage condition ignoring the input offset voltage is given by:

$$P_{R_{x}} = \frac{\left[V_{peak} \left(\frac{R_{x}}{R_{x} + 1 \text{ k}\Omega}\right)\right]^{2}}{R_{x}}$$
 (Unclamped Input) (5)

$$= \frac{\left[10V\left(\frac{470\Omega}{1470\Omega}\right)\right]^2}{470\Omega}$$

 $P_{R_X} = 21.8 \text{mW}$ 

If  $V_{+}/V_{peak} < V_{TH+}/V_{IHC}$  was true (clamped input voltage condition), then the formula for the maximum power dissipation in  $R_{x}$  becomes:

$$P_{R_X} = \frac{\left(V_{peek} - V_{IHC}\right)^2}{R_X} \qquad (Clamped Input) \qquad (6)$$

The maximum input current or power must be determined to ensure that It is within the maximum input rating of the HCPL-3700. For the clamped input voltage condition,

$$I_{IN} = \frac{V_{peak} - V_{IHC}}{R_x} < I_{IN (max)}$$
or
$$P_{IN} = V_{IHC} (I_{IN}) < P_{IN (max)}$$
(7)
Clamped Condition
(8)




Figure 6. Interfacing an AC Voltage to an MPU using the HCPL-3700

For the unclamped input voltage condition, the maximum input current, or power will not be exceeded, because maximum input current and power will occur only under clamp conditions.

An output load resistance is not needed in this application because the paripheral interface adapter, such as MC6821, has an internal pullup resistor connected to its input.

## Example 2. AC Operation

As shown in Figure 6, an ac application is that of a monitored 115V ac limit switch. Ac sensing is commonly used and the HCPL-3700 conveniently provides an Internal rectification circuit. With the HCPL-3700 interfacing to the P.I.A., a choice can be made not to filter the ac signal or to filter the ac signal at the input or output of the device. All three conditions will be explored. Simplicity is obtained with no filtering at all, but software detection techniques must be used. Output filtering is a standard method, but may present problems with slow RC rise time of the output waveform when TTL logic is used, input filtering avoids the RC rise time problem of output filtering, but introduces an extra time delay at the input.

## AC Operation With No Fiftering

In this example, a  $V_+$  value of 98V is selected based on a criteria of 60% of  $V_{\rm peak}$ . Monitoring a limit switch for a 60% level of the signal will give sufficient noise immunity from an open 115V at line while allowing the HCPL-3700 to turn on under low line voltage conditions of -15% from nominal values when the limit switch is closed.

The value of  $\rm R_{\chi}$  for the upper threshold detection level without the filter capacitor, C, across the dc input, can be obtained from the following expression.

$$R_X = \frac{V_+ - V_{TH+}}{I_{TH+}}$$

$$V_{TH+} = 5.1V \qquad (9)$$

$$I_{TH+} = 2.5 \text{mA}$$




Figure 7. Typical External Threshold Characteristic,  $V_{\pm} = v_s$ .  $R_{\sim}$ 

$$R_{x} = \frac{98V - 5.1V}{2.5mA}$$

$$R_{\chi} = 37.2k\Omega$$
 (usa  $R_{\chi}/2 = 18.7k\Omega$ , 1% rasistor for each input lead)

The resulting lower threshold point is

$$V_{-} = I_{TH-}R_{X} + V_{TH-}$$

$$= (1.3\text{mA})(37.4\text{k}\Omega) + 3.8V$$
(10)

Figure 7 provides a convenient, graphical choice for the external series resistor,  $R_{\chi}$ , and a particular external threshold voltage  $V_{+}$ .

The corresponding  $R_X$  value and output waveform of the HCPL-3700 for a  $V_+$  = 98V (60% of peak) is shown in Figure 8.




Figure 8. Output Waveforms of the HCPL-3700 Design in Figure 7 with no Filtering Applied




Figure 9. Determination of Off/On State Time

To determine the time in the high stata, refer to Figure 9 and Equation (11).

Due to symmetry of sinusoidal waveform, the high state time is  $t + t_{\perp}$  where  $t_{\perp}$  is given by:

$$t_{\pm} = \frac{T}{360^{\circ}} \sin^{-1} \left( \frac{V_{\pm}}{V_{peak}} \right)$$
 (11)

where arc sine is in degrees and T = period of sinusoidal waveform.

In the unfiltered condition, the output waveform of Figure 8 must be used as sensed information. Software can be created in which the microprocessor will examine the waveform from the optocoupler at specific intervals to determine if ac is present or absent at the input to the HCPL-3700. This technique eliminates the problem of filtering, and accompanying delays, but requires more sohpisticated software implementation in the microprocessor.

## Input Filtaring for AC Operation

A convenient method by which to achieve e continuous output low state in the presence of the applied ac signal is to filter the input do terminals (pins 2-3) with a capacitance C while the ac signal is applied to the ac input (pins 1-4) of the full wave rectifier bridge. Input filtering allows flexibility in using the HCPL-3700 output for direct intarfacing with TTL or CMOS devices without the slow rise time which would be encountered with output filtering. In addition, the input filter capacitor provides extra transient and contact bounce filtering. Bacause filtering is done after R., the capacitor working voltage is limited by the VIHC2 clamp voltage rating which is 6.7V peak for ac operation, The disadvantage of input filtering is that this technique Introduces time delays at turn on and turn off of the optocoupler due to initial charge/discharge of the input filter capacitor.




Figure 10. Input Filtering with the HCPL-3700

The application of ac Input filtering is illustrated in Figure 10 and is described in the following example. The ac input conditions are the same as in the previous example of the 115V ac limit switch.

The minimum value of capacitance C to ensure proper ac filtering is determined by the parameters of the opto-coupler. At low ac input voltage, the capacitor must charge to at least V<sub>TH+</sub> in order to turn on, but must not discharge to V<sub>TH-</sub> during the discharge cycle. A conservativa astimate for the minimum value of C is given by the following equations.

$$V_{TH+} - V_{TH-} = V_{TH+} e^{-t/\tau}, \tau = R_{1N} C_{min}$$
 (12)

where  $R_{\mbox{\scriptsize IN}}$  is the equivalent Input resistance of the HCPL-3700.

$$C_{min} = \frac{t}{R_{IN} \ln \left( \frac{V_{TH+}}{V_{TH+} - V_{TH-}} \right)}$$
(13)

with R  $_{IN}$  = 1k $\Omega$ , V  $_{TH+}$  = 3.8V, V  $_{TH-}$  = 2.6V and t = 8.33ms for 60 Hz or t = 10ms for 50 Hz.

 $C_{min} = 7.23 \mu F$  for 60 Hz

 $C_{min} = 8.68 \mu F$  for 50 Hz

To ensure proper filtering, the recommended value of C should be large enough such that with the tolerance variation, C will always be greater than  $C_{\min}$  (C should otherwise be kept as small as possible to minimize the inherent delay times which are encountered with this technique). Since the filter capacitor affects the input impedance, a slightly different value of  $R_{\chi}$  is required for the input filtered condition. Figura 11 shows the  $R_{\chi}$  versus  $V_{\pm}$  threshold voltage for  $C=10\mu F$ ,  $22\mu F$ , and  $47\mu F$ . For an application of monitoring a 115V RMS line for 65% of nominal voltage condition (75V RMS), an  $R_{\chi}=26.7 k\Omega$   $\pm$  1% with  $C=10\mu F$  will yield the desired threshold. Tha power dissipation for  $R_{\chi}$  is determined from the clamped




Figure 11. External Threshold Voltage versus R<sub>x</sub> for Applications Using an Input Filter Capacitor C (Figure 10)

condition (V<sub>+</sub>/V<sub>peak</sub> < V<sub>TH+</sub>/V<sub>ICH2</sub>) and is 455mW (see Figure 6) which suggests R<sub>x</sub>/2 of 1/2 watt resistors for each input lead,

## Example 3. AC Operation with Improved Threshold Control and Accuracy

Some applications may occur which require threshold level detection at specific upper and lower threshold points. The ability to independently set the upper and lower threshold levels will provide the designer with more flexibility to meet special design criteria. As illustrated in Figure 12, a computer power line is monitored for a power feilure condition in order to prevent loss of memory information during power line failure,

In this design, the HCPL-3700 optoeoupler monitors the computer power line and the output of the optocoupler is interfaced to a TFL Schmitt trigger gate (7414).

In the earlier ac application of the HCPL-3700 (limit switch example), a single external series resistor, R<sub>x</sub>, was used to determine one of the threshold levels. The other threshold level was determined by the hysteresis of the device, and not the designer. A potential problem of single threshold




Figure 12. An AC Power Line Monitor with Simultaneous Selection of Upper and Lower Threshold Levels and Output Filtering

selection with 175V line application would be to determine  $R_{\rm x}$  for a lower threshold level of 50% of nominal peak input voltage, only to find that the upper threshold level is 90% of peak input voltage. With the possible ac line voltage varietions (+10%, -15%), it would be possible that the optocoupler could never reach the upper threshold point with en ac line that is at -15% of nominal value. To give the designer more control over both threshold points, a combination of series resistance,  $R_{\rm x}$ , and parallel resistance,  $R_{\rm p}$ , may be used, as shown in Figure 12.

Two equations can be written for the two external threshold level conditions. At the upper threshold point,

$$V_{+} = R_{x} \left( I_{TH+} + \frac{V_{TH+}}{R_{p}} \right) + V_{TH+}$$
 (14)

and at the lower threshold point,

$$V_{-} = R_{x} \left( I_{TH-} + \frac{V_{TH-}}{R_{p}} \right) + V_{TH-}$$
 (15)

Solving these equetions for  $R_{\chi}$  end  $R_{p}$  yield the following expressions:

$$R_{X} = \frac{V_{TH-}(V_{+}) - V_{TH+}(V_{-})}{I_{TH+}(V_{TH-}) - I_{TH-}(V_{TH+})}$$
(16)

$$R_{p} = \frac{V_{TH-}(V_{+}) - V_{TH+}(V_{-})}{I_{TH+}(V_{-} - V_{TH-}) + I_{TH-}(V_{TH+} - V_{+})}$$
(17)

Equations (16) and (17) are valid only if the conditions of Equations (18) or (19) are met. The desired external voltage threshold levels,  $V_{\pm}$  and  $V_{\pm}$ , are established and the values for  $V_{TH\pm}$  and  $I_{TH\pm}$  are found from the data sheet. With the  $V_{TH\pm}$ ,  $I_{TH\pm}$  values, the denominator of  $R_{\chi'}$  Equation (16) is checked to see of it is positive or negative. If it is positive, then the following ratios must be met:

$$\frac{V_{+}}{V_{-}} \ge \frac{V_{TH+}}{V_{TH-}} \text{ and } \frac{V_{+} - V_{TH+}}{V_{-} - V_{TH-}} < \frac{I_{TH+}}{I_{TH-}}$$
 (18)

Conversely, if the denominator of  $R_x$  Equation (16) is negative, then the following ratios must hold:

$$\frac{V_{+}}{V_{-}} \le \frac{V_{TH+}}{V_{TH-}} \text{ and } \frac{V_{+} - V_{TH+}}{V_{-} - V_{TH-}} > \frac{I_{TH+}}{I_{TH-}}$$
 (19)

Consider that the computer power line is monitored for a 50% line drop condition and a 75% line presence condition. The 115V 60 Hz ac line (163V peak) can very from 85% (139V) to 110% (179V) of nominal value.

Given:

 $V_{TH+} = 5.1V$   $I_{TH+} = 2.5 mA$ 

V<sub>IHC2</sub> = 6,7V

V<sub>TH</sub>\_ = 3.8V

Using the Equations (16, 17) for R<sub>x</sub>, R<sub>P</sub> with the conditions of Equations (18, 19) being met yields

 $R_{\nu} = 17.4 \text{ k}\Omega$  use  $18 \text{ k}\Omega$ 

 $R_D = 1.2 k\Omega$ 

To complete the input calculations for maximum input current, I<sub>IN</sub>, to the device and maximum power dissipation in R, and Rp, a check must be made to determine if the input voltage will clamp at peak applied voltage. Using Equations (3) and (4) to determine if a clamp or no clamp exists, it is found that the ratios

$$0.75 = \frac{V_{+}}{V_{peak}} \approx \frac{V_{TH+}}{V_{IHC2}} = 0.76$$

indicate that VIN slightly entered clamp condition. In this application, the operating input current, IIN, is given approximately by

$$1_{IN} = \frac{V - \frac{V_{IHC2}}{\sqrt{2}}}{R_{v}} - \frac{\frac{V_{IHC2}}{\sqrt{2}}}{R_{D}} < 1_{IN \text{ (max)}}$$
 (20)

$$= \frac{115V - \frac{6.7V}{\sqrt{2}}}{18 \text{ k}\Omega} - \frac{\frac{6.7V}{\sqrt{2}}}{1.2 \text{ k}\Omega}$$

1<sub>1N</sub> = 2.18mA RMS < 34.3mA

Power dissipation in R<sub>x</sub> is determined from the following equation,

$$P_{R_X} = \frac{\left(V - \frac{V_{IHC2}}{\sqrt{2}}\right)^2}{R_X}$$
 (21)

which yields 0.675W. With the clamp condition existing, the maximum power dissipation for Rp is 18.7mW which is determined from

$$P_{Rp} = \frac{\left(\frac{V_{IHC2}}{\sqrt{2}}\right)^2}{R_p} \tag{22}$$

## Output Filtering

The advantages of filtering at the output of the HCPL-3700 are that it is a simple method to implement. The output waveform introduces only one additional delay time at turn off condition as opposed to the input filtering method which introduces additional delay times at both the turn on and turn off conditions due to initial charge or discharge of the Input filter capacitor. The disadvantage of output filtering is that the long transition time, t,, which is introduced by the output RC filter requires a Schmitt trigger logic gate to buffer the output filter circuit from the subsequent logic circuits to prevent logic chatter problems. The determination of load resistance and capacitance is illustrated in the following text.

The following given values specify the interface conditions.

## HCPL-3700

 $V_{O1} = 0.4V$ 

1<sub>O1</sub> = 4.2mA

IOH = 100μA max

 $V_{CC} = 5.0V \pm 5\%$ 

7414

 $V_{T+ \{min\}} = 1.5V$ 

Schmitt triggar uppar

 $V_{T+ (max)} = 2.0V$ 

threshold level

I<sub>IH</sub> = 40µA max

With the current convention shown in Figure 12, the minimum value of R<sub>1</sub> which ensures that the output transistor ramains in saturation is:

$$R_{L \text{ (min)}} \ge \frac{V_{CC \text{ (max)}} - V_{QL}}{I_{QL} + I_{IL}}$$
 (23)

$$= \frac{5.25V - 0.4V}{4.2mA - 1.2mA} = 1.62 \text{ k}\Omega$$

The maximum value for R<sub>1</sub> Is calculated allowing for a guardband of 0.4V in  $V_{T+}$  (max) parameter, or  $V_{IH}$  =  $V_{T+ (max)} + 0.4V$ .




Figure 13. Output Waveforms of the HCPL-3700

$$R_{L (max)} \le \frac{V_{CC (mln)} - V_{IH}}{I_{OH} - I_{IH}}$$

$$= \frac{4.75V - 2.4V}{0.1mA + 0.04mA} = 16.8 \text{ k}\Omega$$

 $R_1$  is chosen to be 1650 $\Omega$ .

 $C_{\perp}$  can be determined in the following fashion. As Illustrated in Figure 8, the output of the optocoupler will be in the high state for a specific amount of time dependent upon the selected  $V_{\perp}$  levels. In this example,  $V_{\perp}=122.5V$  (75%) and  $V_{\perp}=81.5V$  (50%) and allowing for a minimum peak line voltage of 138V (-15%), the high state time (without  $C_{\perp}$ ) is from Equation (11), 4.58ms. With the appropriate  $C_{\perp}$  value, the output waveform (solid line) shown in Figure 13 is filtered.

The maximum ripple amplitude above  $V_{OL}$  is chosen to be 0.6V; that is,  $V_{OL} + \Delta V_{OL} = 1.0V$ . This gives a 0.5V noise margin before  $V_{T+}$  (min) = 1.5V is reached. The exponential ripple waveform is caused by the  $C_L$  being charged through  $R_L$  and input resistance,  $R_{INTTL}$ , of TTL gate. An expression for the allowable change in  $V_{OL}$  can be written:

$$\Delta V_{OL} = (V_{OH} - V_{OL}) (1 - e^{-1/\tau})$$
 (25)

where  $\tau = R'_L C_L$  with  $R'_L$  equal to parallel combination of  $R_L$  and  $R_{INTTL}$ .

Below V  $_{T+}$  = 1.5V (min),  $R_{IN \Upsilon \Upsilon L}$  is constant and nominally 6 k  $\Omega.$  Hence:

$$R^{I}_{L} = \frac{R_{L}R_{INTTL}}{R_{L} + R_{IN}}$$

$$= \frac{(1.65 \text{ k}\Omega) (6 \text{ k}\Omega)}{1.65 \text{ k}\Omega + 6 \text{ k}\Omega}$$
(26)

$$R'_1 = 1.29 \text{ k}\Omega$$

Solving Equation (25) for  $\tau$  yields

$$\tau = \frac{t}{\ln \left( \frac{V_{OH} - V_{OL}}{V_{OH} - V_{OL} - \Delta V_{OL}} \right)}$$
(27)

and substituting previous parameter values and using  $V_{OH} = V_{CC} + (I_{OH} + I_{IH}) R_L$  results in

$$= \frac{4.58 ms}{ln \left(\frac{4.8 V - 0.4 V}{4.8 V - 0.4 V - 0.6 V}\right)}$$

 $\tau = 31.24 \text{ms}$ 

C<sub>4</sub> can be calculated directly,

$$C_{L} = \frac{\tau}{R'_{L}}$$
 (28)

$$=\frac{31.24 ms}{1.29 \text{ k}\Omega}$$

$$C_1 = 24.2 \mu F$$

use  $27\mu\text{F}\pm10\%$ 

or 33µF ± 20%

With this value of  $C_L$ , the time the  $R'_LC_L$  filter network takes to reach  $V_{T+}$  of the TTL gate is found as follows.

$$V_{OL} + (V_{OH} - V_{OL}) (1 - e^{-t/\tau}) = V_{T+}$$
 (29)

Solving for t,

$$t = \tau \ln \left( \frac{V_{OH} - V_{OL}}{V_{OH} - V_{T+ \{min\}}} \right)$$
(30)

and substituting  $V_{OH}$  = 4.8V,  $V_{OL}$  = 0.4V,  $V_{T+}$  {min} = 1.5V, and  $\tau$  = 31.24ms yields

t = 9.0ms

This is the delay time that the system takes to respond to the ac line voltage going below the 50% (V\_) threshold level. In essence, the response time is slightly more than a half cycle (8.33ms) of 60 Hz ac line with worst case line variation taken into account. This delay time is acceptable for system power line protection. In this example, a complete worst case enalysis was not performed. A worst case analysis should be done to ensure proper function of the circuit over variations in line voltage, unit to unit device parameter variations, component tolerances and temperature.

## Threshold Accuracy Improvement

In the above example on output filtering, the two external threshold levels were selected for turn on conditions at V<sub>+</sub> = 122.5V (75%) and turn off at V<sub>-</sub> = 81.5V (50%). The calculated external resistor values were R<sub>x</sub> = 17.4 k $\Omega$  and R<sub>p</sub> = 1.2 k $\Omega$ . Using standard 5% resistors of 18 k $\Omega$  and 1.2 k $\Omega$  respectively, the upper threshold voltage was actually 126.6V nominal.

Examination of the worst possible combination of variations of the HCPL-3700 optocoupler  $V_{TH+}$ ,  $t_{TH+}$ , levels from unit to unit, and the  $\pm$  5% variations of  $R_{\rm x}$  and  $R_{\rm p}$  can result in the  $V_{+}$  level changing +23% to -25% from design nominal.

If higher threshold accuracy is desired, it can be accomplished by decreasing the value of  $\rm R_p$  in order to allow  $\rm R_p$  to dominate the input resistance variations of the optocoupler. Using a 1% resistor for  $\rm R_p$  and resistance of sufficiently small magnitude, the  $\rm V_+$  tolerance variations can be significantly improved. The following analysis will allow the designer to obtain nearly optimum threshold accuracy from unit to unit. It should be noted that the HCPL-3700 demonstrates excellent threshold repeatability once the external resistors are adjusted for a particular level and unit. The compromise which is made for the added control on threshold accuracy is that more input power must be consumed within the  $\rm R_p$ ,  $\rm R_y$  resistors.

In Figure 14, assume the circuit is at the upper threshold point, At constant  $V_{TH+}$ , It is desired to maintain  $I_+$  to within  $\pm$  5% variation of nominal value while allowing  $\pm$  1% variation in  $I_{p+}$ . With this requirement, Equations (31) and (32) can be written and solved for the magnitude of  $I_{p+}$  which is needed to maintain the desired condition on  $I_+$ ,  $I_+$  is the sum of  $I_{p+}$  and  $I_{TH+}$ .

$$1.05 I_{+} = 1.01 I_{P+} + I_{TH+} (max) 0.95 I_{+} = 0.99 I_{P+} + I_{TH+} (min)$$
 at constant  $V_{TH+}$  (32)

where




Figure 14. Threshold Accuracy Improvement through the Use of External  $R_{\rm X}$  and  $R_{\rm D}$  Resistors

Solving for Ip+ yields

$$l_{p+} = 11.2 \text{mA},$$

R<sub>e</sub> = 8.57 kΩ

compared in Table 1.

and

$$R_{p} = \frac{V_{TH+}}{I_{p+}}$$

$$= \frac{5.1V}{11.3m0}$$
(33)

$$R_p = 433\Omega$$
 (use 453 $\Omega$ , 1% resistor)

This new value of  $R_p$  replaces the earlier  $R_p$  = 1.2 k $\Omega$ , and the circuit requires a new  $R_x$  value to maintain the same  $V_+$  threshold level.

$$R_{X} = \frac{V_{+} - V_{TH+}}{I_{+}}$$
 where  $I_{+} = I_{P+} + I_{TH+}$  (34)  
=  $\frac{122.5V - 5.1V}{13.7mA}$ 

With the possible variation of  $\pm$  1% in  $R_p$  and  $R_x$ , as well as unit to unit variations in the optocoupler  $V_{TH+}$ ,  $I_{TH+}$ , the upper threshold level  $V_+$  will vary significantly less than in the 5% resistor design case. The variations in  $V_+$ , which is given by  $V_+ = R_x I_+ + V_{TH+}$ , where  $I_+ = I_{P+} + I_{TH+}$ , are

(use 8,66 kΩ, 1% resistor)

Tabla 1 illustrates the possible improvements in  $V_+$  tolerance as  $R_{\rm X}$  and  $R_{\rm P}$  are adjusted to limit the variation of the external input threshold current,  $I_+$ , to the resistor network and optocoupler. This table is centered at a nominal external input threshold voltage of  $V_+$  = 122.5V. It is that designer's compromise to keep power consumption low, but threshold accuracy high.

NOTE: The above method for selection of R<sub>p</sub> and R<sub>x</sub> can be adapted for applications where larger sense currents (wet sensing) may be appropriate.

## Example 4. Dedicated Linas for Ramote Control

In situations involving a substantial separation between the signal source and the receiving station, it may be desirable to lease a dedicated private line metallic circuit (dc path) for supervisory control of ramote equipment. The HCPL-3700 can provide the interface requirements of voltage threshold detection and optical isolation from the metallic line to the remote equipment. This greatly reduces the expense of using a sophisticated modem system over e convention telephone line,

R <sub>x</sub>	T O L.	Rp	T O L.	I <sub>+</sub> TOLERANCE	V <sub>+</sub> TOLERANCE		MAXIMUM TOTAL POWER IN R <sub>x</sub> + R <sub>P</sub> (RMS)
18 kΩ	5%	1.2 kΩ	5%	+17.5% -21.2%	+ 23%	- 25%	0,69 W
8.66 kΩ	1%	453Ω	1%	±5%	+12.7%	-19.3%	1.45 W
4.32 kΩ	1%	205Ω	1%	± <b>3</b> %	+11.2%	-18.9%	2.92 W
2.15 kΩ	1%	97.5Ω	1%	± <b>2</b> %	+10.6%	-18.8%	5.89 W

Table 1. Comparison of the  $V_+$  Threshold Accuracy Improvement versus  $R_x$  and  $R_p$  and Power Dissipation for a Nominal  $V_+ = 122.5 \text{ V}$ 

Figure 15 represents the application of the HCPL-3700 for a line which is to control tank levels in a water district.

Some comments are needed about dedicated metallic lines. The use of a private metallic (ine places restrictions upon the designer's signal levels. The line in this example would be used in the interrupted do made (duration of each intarruption greater than one second), the maximum allowed voltage between any conductor and ground is ≤ 135 volts. Maximum current should be limited to 150mA if the cable has compensating inductive coils in it. Balanced operation of the line is strongly recommended to reduce possible cross talk interference as well as to allow larger signal magnitudes to be used. Precaution also should be taken to protect the line and equipment. The line needs to be fused to ensure against equipment failure causing excessive current to flow through telephone company equipment. In addition, protection from damaging transients must be taken via spark gap arrestors and commercial translent suppressors. Details of private line metallic circuits can be founded in the American Telephone and Telegraph Company publication 43401.

In this application, a 48V dc floating power source supplies the signal for the metallic line. The HCPL-3700 upper voltage threshold level is set for  $V_{+}$  = 36V (75%). Consequently,  $R_{\nu}$  is

$$R_{x} = \frac{V_{+} - V_{TH+}}{I_{TH+}}$$


$$= \frac{36V - 3.8V}{2.5mA}$$

$$= 12.9 k\Omega \qquad \text{(use R}_{x}/2 = 6.49 k\Omega, 1\%$$

resistor in each input level)

The resulting lower voltage threshold level is

$$V_{-} = R_x I_{TH-} + V_{TH-}$$
 (36)  
= 13 k\O (1.3mA) + 2.6V



V = 19.5V

Figure 15. Application of the HCPL 3700 to Private Matallic Talephone Circuits for Remote Control

yielding V<sub>HYS</sub> = 16.5V. The average induced ec voltage from adjacent power lines is usually less than 10 volts (reference ATT publication 43401) which would not falsely turn on, or off, the HCPL-3700, but could affect conventional optocouplers.

Under normal operation (full reservoir), the optocoupler is off. When the float switch is closed (low reservoir), the optocoupler output ( $V_{\rm OL}$ ) needs inversion, via a transistor, to drive the power Derlington transistor which controls a motor sterting reley. The relay applies ac power to the system water pump. With  $V_{\rm CC}$  = 10V, I<sub>82</sub> = 0.5mA, I<sub>B1</sub> = 0.6mA.

$$R_{1} = \frac{V_{CC} - 2V_{BE}}{I_{B2}}$$

$$= \frac{10V - 1.4V}{0.5mA}$$
(37)

 $R_1 = 17.2 \text{ k}\Omega$ 

$$(R_1 = 18 k\Omega)$$

$$R_{L} = \frac{V_{CC} - V_{BE}}{I_{B_{1}}}$$

$$= \frac{10V - 0.7V}{0.5mA}$$
(38)

U.5mA R<sub>1</sub> = 18.6 kΩ

 $(R_1 = 18 k\Omega)$ 

For this application, the ac inputs could also be used, which would remove any concern about the polarity of the input signal.

## General Protection Considerations for the HCPL-3700

The HCPL-3700 optocoupler combines a unique function of threshold level detection and optical isolation for interfacing sensed signals from electrically noisy, and potentially harmful, environments. Protection from transients which could damege the threshold detection circuit end LED is provided internally by the Zener diode bridge rectifier and an external series resistor. By examination of Figure 1, it is seen that an input ec voltage clamp condition will occur et a maximum of a Zener diode voltage plus a forward biased diode voltage.

At clamp condition, the bridge diodes limit the applied input voltage at the device and shunt excess input current which could damage the threshold detection circuit or cause axcessive stress to the LED.

The HCPL-3700 optocoupler can tolerate significant input current translent conditions. The maximum do input current into or out of any lead is 50mA. The meximum

input surge current is 140mA for 3ms at 120 Hz pulse repetition rate, and the maximum input transient current is 500mA for 10 $\mu$ s at 120 Hz pulse repetition rate. The use of an external series resistor,  $R_{\chi}$ , provides current limiting to the device when a large voltage transient is present. The amplitude of the acceptable voltage transient is directly proportional to the value of  $R_{\chi}$ .

However, in order to protect the HCPL-3700 when the input voltage to the devica is clamped, the maximum input current must not be exceeded. An external means by which to anhance transient protection can be seen in Figure 16.

A transient  $R_{\rm x}C_{\rm p}$  filter cen be formed with  $C_{\rm p}$  chosen by the designer to provide a sufficiently low breek point for the low pass filter to reduce high frequency transients. However, the breek point must not be so low as to attenuate the signal frequency. Consider the previous ac application where no filtering was used. In that application,  $R_{\rm x}=37.4~{\rm k}\Omega$ , and if the bendwidth of the transient filter needs to be 600 Hz, then  $C_{\rm p}$  is:

$$C_{p} = \frac{1}{2\pi f R_{x}}$$
 (39)

C<sub>p</sub> = 0.0071μF (usa 0.0068μF capacitor @ 50V de)

Should additional protection be needed, a very effective external transient suppression technique is to use a commercial transient suppressor, such as a Transzorb of the needed oxide varistor, MOV of the input to the resistor network prior to the optocouplar. The Transzorb of will provide extremely fast transient response, clemp the input voltage to a definite level, and absorb the trensient energy. Selection of a Transzorb of is made by ensuring the the reverse stand off voltage is greater than the continuous peak operating voltage level, Transzorb of can be stacked in series or parallel for higher peak power ratings. Depending upon the designer's potential transient problems, a solution may warrent the expense of a commercial suppression device.

## Thermel Considerations

Thermal considerations which should be observed with the HCPL-3700 are few. The plastic 8 pin DIP package is designed to be operated over a temperature range of -25°C to 85°C. The absolute maximum ratings are established for




Figure 16. RxCp Transiant Filter for the HCPL-3700

a 70°C ambient temperatura requiring slight derating to 85°C. In general, if operation of the HCPL·3700 is at ambient temperature of 70°C or less, no heat sinking is required. However, for operation between 70°C end 85°C ambient temperature, the maximum ratings should be derated per the data sheet specifications.

Mechanical and Safety Considerations

## Mechanical Mounting Considerations

The HCPL-3700 optocoupler is a stenderd 8 pln dual-inline plastic peckage dasigned to interface at or do power systems to logic systems, This optocoupler can be mounted directly onto a printed circuit board by wave soldering.

## **Electrical Safety Considerations**

Special considerations must be given for printed circuit board lead spacing for different safety agency requirements. Various standards exist with safety agencies (U.L., V.D.E., I.E.C., etc.) end should be checked prior to PC board layout. The HCPL-3700 optocoupler component is recognized under the Component Program of Underwriters Laboratories, Inc. In file number E55361. This file qualifies the component to spacific electrical tests to 220V ac operation.

The spacing required for the PC board leads depends upon the potential difference that would be observed on the board. Some standards that could pertain to equipment which would use the HCPL-3700 are UL1244, Electrical and Electronic Measuring and Testing Equipment, UL1092, Process Control Equipment, and IEC348, Electronic Measuring Apparatus. Spacing for the worst case in an uncontrolled environment with a 2000 volt-amperes maximum supplying source rating must be 3.2mm (0.125 inches) for 51 — 250 volts RMS potential difference over a surface (creepage distance), and 3mm (0.118 inches)

through air (bare wire). Thase separations are between any uninsulated live part and uninsulated live pert of opposite polarity, or uninsulated ground part other than the enclosure or en exposed metal part.

An uncontrolled environment is an environment which has contaminants, chemical vapors, particulates or any substances which would cause corrosion, decrease resistence between PC board traces or, in general, be an unhealthy environment to human belogs.


For 0 - 50 volts RMS, tha spacing is 1.6mm (0.063 inches) through air or over surfaces.

## Electrical Connectors

The HCPL-3700 provides the needed isolation between a power signal environment and a control logic system. However, there exists a physical requirement to actually interconnect these two environments. This interconnection cenbe accomplished with barrier strips, edge card connectors. and PCB socket connectors which provide the electrical cable/field wire connection to the I/O logic system. These connectors provide for easy removel of the PC board for repair or substitution of boards in the I/O housing end are needed to satisfy the safety agency (U.L., V.D.E., J.E.C.) requirements for spacing and insulation. Connectors are readily aveilable from many commercial manufacturers, such as Connection Inc., Buchenan, etc. The style of connector to choose is dependent upon the application for which the PC board is used. If possible it is wise to choose a style which does not mount to the PC board, This would anable the PC card to be removed without having to disconnect field wires. The use of connectors which are called "gas tight connectors" provide for good electrical and mechanical reliability by reducing corrosion effects over time.

## APPENDIX I. List of Parameters

٧	=	Externally Applied Voltage	VOL	= Output Low Voltage of Device
V <sub>+</sub>	Ξ	External Upper Threshold Voltege Level	VOH	<ul> <li>Output High Voltage of Device</li> </ul>
V	=	External Lower Threshold Voltage Level	ЮН	<ul> <li>Output High Leakage Current of Device</li> </ul>
V <sub>IHC1</sub>	=	Device* Input Voltage Clamp Level; Low	OL	<ul> <li>Output Low Sinking Current of Device</li> </ul>
Inci		Voltage DC Case	ļН	<ul> <li>Input High Current of Driven Gate</li> </ul>
V <sub>IHC2</sub>	=	Low Voltage AC Case		<ul> <li>Input Low current of Driven Gate</li> </ul>
VIHC3	=	High Voltage DC Case	V <sub>CC</sub>	= Positive Supply Voltage
III	=	Device Input Current	RIN	<ul> <li>Input Resistance of HCPL-3700</li> </ul>
V <sub>IN</sub>	=	Device Input Voltage	V <sub>T+</sub>	≡ Schmitt Trigger Upper Threshold Voltage of
VTU	=	Device Upper Voltage Threshold Level	• •	TTL Gate (7414)
V <sub>TH+</sub> V <sub>TH+</sub> t <sub>TH+</sub>	=	Device Lower Voltage Threshold Level	RL	= Output Pullup Resistance
I-LL	_	Device Upper Input Current Threshold Level	c L	= Output Filter Capacitance
t-LI		Device Lower Input Current Threshold Level	c"	□ Input Filter Capacitor
R <sub>X</sub>	=	External Series Resistor for Selection of	TH <sub>+</sub>	<ul> <li>Upper Threshold Level</li> </ul>
Х		External Threshold Level	TH_	= Lower Threshold Level
Rp	=	External Parallel Resistor for Simultaneous	PRx	= Power Dissipation in R <sub>x</sub>
		Selection/Accuracy Improvement of External	PIN	<ul> <li>Power Dissipation in HCPL-3700 Input IC</li> </ul>
		Threshold Voltage Levels	PÄ	<ul> <li>Input Signal Port to P.1.A.</li> </ul>
$I_{\pm}$	=	Total Input Current at Upper Threshold Level	t <sub>+</sub>	= Turn On Time
·+		to External Resistor Network (Ry, Rp) and	t_	= Turn Off Time
		Davice	T	= Pariod of Waveform
la.	=	Current in Rp at Upper Threshold Levels	Cp	= Similar to Rp
I <sub>P+</sub> V		Peak Externally Applied Voltage	. L	
V <sub>peak</sub> VO		Output Voltage of Device	*Device	= HCPL-3700
•0		Andrew Contago at manica		



## **APPLICATION NOTE 1005**

## Operational Considerations for LED Lamps and Display Devices

In the design of a display system, which incorporates LED lamps and display devices, the objective is to achieve an optimum between light output, power dissipation, reliability, and operating life. The performance characteristics and capabilities of each LED device must be known and understood so that an optimum design can be achieved. The primary source for this Information is the LED device data sheet.

The data sheel typically contains Electrical/Optical Characteristics that list the parformance of the device and Absolute Maximum Ratings in conjunction with characteristic curves and other data which describe the capabilities of the device. A thorough understanding of this information and its intended use provides the basis for achieving an optimum design.

This application note presents an in-depth discussion of the theory and use of the electrical and optical information contained within a data sheet. Two designs using this intormation in the form of numerical examples are presented, one tor do operation and one for pulsed (strobed) operation. The calculated results for each example are underlined and accented by an arrow (-) for each identification. Specific information on operation without deralling and the soldering of plastic LED devices is also presented.

## Typical Data Sheet Information

A data sheel typically contains Absolute Maximum Ratings, Electrical/Optical Characteristics, and typical operating graphs. The Absolute Maximum Ratings list such items as the maximum allowed forward currents, powar dissipation, and operating ambient temperature range. The Electrical/Optical Characteristics list such data as the luminous intensity specification ( $I_V$ ), torward voltage ( $V_F$ ), peak wavelength ( $\lambda_{PEAK}$ ), dominant wavelength ( $\lambda_d$ ), and the device thermal resistance LED junction-to-pin on a par LED element basis ( $R\theta_{J-PIN}$ ).

The tive graphs that are usually contained within a data sheet are:

Figure 1: Pulsed Mode Operating Curves
Figure 2: Current Denating vs. Temperature
Figure 3: Relative Luminous Etticlency
Figure 4: Forward Voltage Characteristic
Figure 5: Light Outpul vs. DC Drive Current

The data sheet also provides an equation to calculate the expected maximum forward voltage at a given current.

## Design Criteria

This application note assumes that the objective of a specific design is to achieve a maximum light output from a display that is operated in an elevated ambient temperalure. The two criteria that establish the operating limits are the maximum drive current and the maximum LED junction temperature. The maximum drive current has been established to ensure a long operating life and the maximum LED junction temperature is governed by that device package. The data sheet will list the maximum allowed drive currents for a specific device. The absolute maximum allowed LED junction temperature (T. MAX) difters for the various device package configurations. For most plastic display devices, T<sub>J</sub> MAX = 100°C; tor most plastic lamps, T<sub>J</sub> MAX = 110°C; and tor alphanumeric PC board monolithic displays, T<sub>J</sub> MAX = 110°C (for some PC board monolithic displays, T<sub>J</sub> MAX = 80°C).

## Thermai Resistance

The LED junction lemperature is the sum of the ambient temperature  $(T_A)$  and the temperature rise above ambient  $(\Delta T_J)$ , which is the product of the power dissipated within the junction  $(P_D)$  times the thermal resistance LED junction-to-ambient  $(R\theta_{JA})$ .

$$\Upsilon_{J}$$
 (°C) =  $\Upsilon_{A} + \Delta \Upsilon_{J}$  (1)  
 $\Upsilon_{L}$  (°C) =  $\Upsilon_{A} + P_{D} R\theta_{LA}$ 

The calhode pins of an LED device are the primary thermal paths for heat dissipation from the LED junction into the surrounding environment. The data sheet lists the thermal resistance LED junction-to-pin (R $\theta_{\rm J-PIN}$ ) for the device. This device junction-to-pin thermal resistance is added to the thermal resistance-to-ambient of the PC board mounting assembly (R $\theta_{\rm PC-A}$ ) to obtain the overall value of R $\theta_{\rm JA}$  on a per LED element basis. (NOTE: For monolithic displays, thermal resistance is calculated on a per digit basis.)

$$R\theta_{JA} = R\theta_{J-PIN} + R\theta_{PC-A}$$

$$= {}^{\circ}C/W/LED Element$$
(2)




Figure 1, Maximum Tolerable Peak Currani vs. Pulse Duration




Figure 2. Maximum Allowable DC Current per Sagment ve. Ambient Temperature. Detetings Based on Maximum Allowed Thermal Rasistance Velues. LED Junction-to-Ambient on a per Segment Basis. T MAX = 100°C




Figura 3. Relative Luminous Efficiancy (Luminous Intensity per Unit Current) vs. Peak Segment Current




Figure 4. Forward Current vs. Forward Vollege Characteristic




Figure 5. Relative Luminous Intensity vs. DC Forward Current

For reliable operation, it is recommended that the value of  $R\theta_{PC-A}$  be designed low enough to ensure that the LED junction temperature does not exceed the maximum allowed value.

## Derating vs. Temperature

The derating vs. temperature, Figure 2, is derived from the LED junction temperature rise above ambient as estably the maximum allowed power dissipation (Pp MAX) which is darated linearly to zero power when  $T_A$  =  $T_J$  MAX. The values of  $R\theta_{JA}$  shown on Figure 2 are derived from tha quotient of  $\Delta T_J$  and Pp MAX for a specified operating lemperature.

$$R\phi_{JA}$$
 (°C/W/LED) = (3)

$$\frac{\Delta T_{J} (^{\circ}C)}{P_{D} \text{ MAX (W)}} = \frac{T_{J} \text{ MAX} - T_{A} \text{ OPERATING}}{P_{D} \text{ MAX}}$$

The value of P<sub>D</sub> MAX is the power dissipation within a maximum forward voltage device when driven at the maximum data sheet current. Thus, R $\theta_{\rm JA}$  is determined on the basis of worst case power dissipation.

The derating curve with the largest  $R\theta_{JA}$  value in Figure 2, normally a derating from  $T_A = 50^{\circ}$  C, represents a mandalory derating for a typical application that utilizes a single sided PC board with 0.51mm (0.020 inch) wide traces, assuming that no other provision is provided for heat dissipation. The other derating curves from higher amblent temperatures, shown as dashad lines on Figure 2, represent allowed increased drive currents when the design incorporates a more elaborate PC board mounting assembly to obtain a lower  $R\theta_{JA}$  value for increased heat dissipation. The temperature deratings of Figure 2 ensure reliable operation for both dc and pulsed mode operation.

## Worst Case Power Calculation

The worst case power is that power dissipated within the junction of a maximum forward voltage device. The worst case power is used for determining the worst case T<sub>J</sub> that will result from a specific driva current and thermal resistanca, see Equation 1. The expected maximum forward voltage (VF MAX) at a selected drive current is determined by an equation on the data sheet of the form:

The worst case power is the product of the time average current under pulsed operation (dc current for dc operation) times VF MAX:

PWORST CASE = (IPEAK) (DUTY FACTOR) (VF MAX at IPEAK);
For Pulsed Operation

## **Current Limiting**

An LED is a current operated device and some kind of current limiter must be incorporated as part of the drive circuitry. This currant limiter usually takes the form of a resistor placed in series with the LED. The typical torward voltage characteristic of Figure 4 is used to calculate the series current limiter for each LED element.

VCC(POWER SUPPLY) -VSAT(DRIVE TRANSISTORS)-VF(FIGURE 4)

PEAK CURRENT PER LED ELEMENT

## **Light Output**

The lime averaged luminous intensity (Iv) at TA = 25° C for a particular drive condition may be calculated using the relative luminous intensity characteristic of Figure 5 for do operation or the relative efficiency characteristic ( $\eta_{\rm IPEAK}$ ) of Figure 3 for pulsad operation. For do operation, Iv (TA = 25° C) is equal to the product of the data sheet luminous intensity specificallon times the relative factor for a specific do current from Figure 5.

(Iv DATA SHEET) (FACTOR FROM FIGURE 5)

FOR: TA = 25°C

For pulsed oparation, the time averaged luminous at TA = 25°C is calculated using the following equation:

Whera: lavg = The average forward current through an LED element

IAVG DATA SHEET = The average current at which I<sub>v</sub> DATA SHEET is measured

The luminous intensity value at  $T_A = 25^{\circ} C$  is adjusted by the following exponential equation to obtain the light output value at the operating amblent temperature.

$$I_v \{TA OPERATING\} = I_v (25°C)e^{[k(TA - 25°C)]}$$
 (9)

LED	* <b>k</b> :33.
Standard Rad	-,0188/°C
High Efficiency Red	-,0131/9Č
Yellow	0112/°C
Green	0104/°C

## Pulsed Mode vs. DC Operation

When operating an LED device undar dc drive conditions, the junction temperature is a linear function of the dc power dissipation multiplied by  $R\theta_{JA}$ . The light output is proportional to the dc drive current as expressed in Equation 7.

The use of a 50 or 60 Hertz half or full-wave ractified ac as the drive current for LED devices is not recommanded, since the rms power in a rectified sine wave is greater than tha time averaged power of a rectangular waveform of an equivalent peak value. Pulsed drive conditions are based on the assumption that the drive current pulses are a rectangular waveform. If a rectified sine wave is to be used, in no case should the value of the peak current excead the maximum allowed dc current value.

When operaling an LED davice in a pulsed mode, it is tha peak junction temperalize (not the average) that governs The performance of the device as to the allowed time average power dissipation and light output. The lower the peak junction temperature (TJ PEAK) is in relationship to the time average junction temperature (TJ AVG), the greater is the light output of the device. At slow refresh rates (the number of times per second a device is pulsed) in the range of 100 Hz, TJ PEAK is greater than TJ AVG. As the refresh rate approaches 1000 Hz, The value of TJ PEAK approaches the value of TJ AVG. Therefore, it is recommended that whenever possible LED devices be refreshed at a 1 KHz rate or laster, since at these faster pulse rates TJ PEAK is assumed to be equal to TJ AVG and the light output is a function of TJ AVG.

## **Design Steps**

In order to determine the detailed drive conditions from the data sheet for an elevated ambient temperature, a value for R $\theta_{\rm JA}$  must be selected. Once a value for R $\theta_{\rm JA}$  has been selected, the required current detailing can be determined for the operating ambient temperature directly from Figure 2. As illustrated in the pulsed mode design example, the dc detailing is used to determine the pulsed current detailing.

The four basic design steps are:

- 1. Determine derated drive currents.
- Calculate the required value of RθPC-A for the PC board mounting configuration.
- Calculate the value of the current limiting resistor. Use
  the nearest standard value resistor larger than the
  calculated value.
- 4. Calculate the light outpul.

## DC Design Example

A high efficiency red seven segment display is to be operated in an ambient of TA = 65° C. Perlinent data for this device are:

Maximum DC Current per segment (TA = 50°C) = 20mA Maximum Average Power Dissipation (TA = 50°C) = 81mW Iv TYPICAL = 300µcd per segment at Ipc = 5mA

 $R\theta_{J-PIN} = 282^{\circ} C/W/Segment$ 

V<sub>F</sub> MAX = 1.60V + I<sub>DC</sub> (45 $\Omega$ ); for 5mA  $\leq$  I<sub>DC</sub>  $\leq$  20mA T<sub>L</sub> MAX = 100°C

The data sheet curves on page 2 apply to this device. It is assumed that a value of  $R\theta_{JA} = 494^{\circ}\text{C/W/Segment}$  or less will be incorporated into the display system design.

Slep 1.

The derated do drive current is determined from Figure 2.

Al TA = 65° C and RθJA ≤ 494° C/W/Segment,

loc MAX = 17.5mA ── loc MAX

Step 2.

The required maximum Thermal resistance for the PC board assembly is calculated from Equation 2:

R@pc-A ≤ (494-282) = 212" C/W/Segment - R@pc-A

Step 3

A value of VSAT = 0.4 volts is assumed for the LED drive iransistors. From Figure 4.

 $V_F TYP (17.5mA) = 2.0V$ 

From Equation 6 and assuming Vcc = 5.0V:

RLIMITER = 
$$\frac{5.0V - 0.4V - 2.0V}{0.0175A} = \frac{149\Omega}{}$$

Use a 150Ω standard value resisior.

Step 4.

From Figure 5, the normalized light at 17.5mA is a factor of 4.4 x the light output at 5mA.

From Equation 7:

 $|_{V}(25^{\circ}C) = (300\mu\text{cd})(4.4) = 1320 \,\mu\text{cd/segment}$ 

Using Equation 9 to adjust the light output for TA = 65°C:

 $I_V$  (65°C) = (1320 $\mu$ cd) $e^{[-.0131/^{\circ}C]}$  (65-25)°C[

 $I_V$  (65° C) = (1320)(0.592) =  $782\mu$ cd/segment -  $I_V$ 

## Pulsed Mode Design Example

A four digit display using the same high efficiency red seven segment display described in the DC Design Example is to be operated in a pulsed mode in an ambient of TA = 65°C. Additional pertinent data for this device are:

Maximum Peak Current per Segment

II is assumed that a value of R6JA = 494° C/W/segment or less will be incorporated into the display system design.

Figure 1 Is used to select the refresh condillons for pulsed operation. These refresh condillons are junction temperature related to the dc current deralings of Figure 2. Figure 1 relates the ratio of maximum-peak current to temperature derated maximumdc current (IPEAK MAX/IDC MAX) and pulse duration (Ip) as a function of refresh rate (I). The allowed average power dissipation decreases below I = 1kHz since the difference between TJ PEAK and TJ AVG Increases with decreasing refresh rates. This condition is Illustrated by the dashed line shown on Figure 1, which shows the ratio of IPEAK MAX to IDC MAX decreasing with slower refresh rates with the duty factor fixed at 1 of 4.

Step 1.

For best performance, a refresh rate of 1kHz will be used:

A four digit display sets the duly factor (D.F.) at one of four:

D.F. = 
$$1/4$$
  $\longrightarrow$  D.F.  
 $t_0 = (1/1)(D.F.) = (1/1000 \text{ Hz})(1/4) = 250\mu\text{s} \longrightarrow$   $t_0$ 

From Flaure 1:

IPEAK/IDC MAX = 3 3; for  $t_0$  = 250 $\mu$ s and f = 1kHz

From Figure 2:

 $I_{DC}$  MAX, at  $T_A$  = 65° C and  $R\theta_{JA}$  = 494° C/W/Segment, Is 17.5mA

IPEAK = (IPEAK MAX/IDC MAX)(IDC MAX from Figure 2)
IPEAK = (3.3)(17.5mA) = 57.8mA per Segment ← IPEAK

tavg = (tpeak)(D.F.) = (57.8mA)(1/4) = 14.5mA - lavg

These are the maximum pulsed mode drive currents for this design as defined by T<sub>A</sub> = 65°C and R $\theta$ <sub>JA</sub>  $\leq$  494°C/W/ segment.

Step 2.

The required maximum thermal resistance for the PC board assembly is calculated from Equation 2:

Step 3.

A value of Vsar = 1.2 volts is assumed for the LEO drive. transistors. From Figure 4.

VF TYP (57.8mA) = 2.85V

From Equation 6 and assuming Vcc = 5.0V:

$$R_{LIMITER} = \frac{5.0V - 1.2V - 2.85V}{0.578A} = \frac{16\Omega}{}$$

Use a  $17\Omega$  standard value resistor.

From Figure 3, the relative efficiency for IPEAK = 57.8mA is:

 $\eta_{|PEAK} = 1.61$ 

From Equation 8:  

$$I_V(25^{\circ}C) = \left[\frac{14.5\text{mA}}{5\text{mA}}\right] [1.61][300\mu\text{cd}] =$$

Using Equation 9 to adjust the light output for TA = 65°C;

 $lv(65^{\circ}C) = (1401\mu cd)e^{[-.0131/{\circ}C]}(65-25)^{\circ}C$ 

## Operation Without Derating

LED lamp and display devices may be operated in elevated amblent temperature environments without derating only when the PC board mounting configuration is designed for a sufficiently low thermal resistance. The critical criterion is that the LED junction temperature must not exceed the TJ MAX value for the device. This low thermal resistance design will typically include such items as a maximum metallized PC board and possible heat sinking to ensure adequate heat dissipation. In no situation should the absolute maximum current limitations be exceeded.

The necessary thermal resistance requirements for operation without derating are calculated using the value for worst case power dissipation. A numerical example using the LEO display device from the above two examples will Illustrate the calculation procedure.

Step 1.

Determine the maximum permissible value for Reja.

The absolute maximum power dissipation as listed on the data sheet for this particular LED device is 81mW. The operating amblent temperature is to be 65°C.

Referring to Equation 3

$$R\theta_{JA} MAX \le \frac{T_J MAX - T_A OPERATING}{P_{MAX} DATA SHEET}$$

For this example:

$$R\theta_{JA} MAX \le \frac{100^{\circ}C - 65^{\circ}C}{.081W} = 432^{\circ}C/W/Segment$$

The required limit on the thermal resistance for the PC board mounting configuration is derived by rewriting Equation 2:

 $R\theta_{PC-A} MAX \leq R\theta_{JA} MAX - R\theta_{J-PIN}$ 

For this example:

 $R\theta_{PC-A} \le (432-282) = 150^{\circ} C/W/segment - R\theta_{PC-A} MAX$ 

The particular LEO display device used in this example may be operated at maximum power dissipation in an ambient of TA = 65°C without derating as long as the PC board mounting configuration is designed to have R&PC-A ≤ 150° C/W/Segment.

CAUTION: Since these calculations are based on only Ts AVG and exclude the consideration of TJ PEAK, pulsed operation without derating is only recommended for refresh rates of 1kHz or faster,

## Soldering Plastic LED Devices

Because plastic LED devices utilizing a lead frame construction have the LED dice aftached directly to the cathode lead, the cathode lead is the direct thermal and mechanical stress path to the LED dice. For this reason, it is necessary to carefully control the solder temperature and dwett time in the solder wave to ensure subsequent reliable operation. LED devices can be effectively wave soldered with a wave temperature of 245°C and a dwell time of 1½ to 2 seconds.

The post solder cleaning process is also crucial to ensuring reliable performance. In order to optimize device optical performance, specially developed plastics are used which restrict the solvents that may be used for cleaning. It is recommended that only mixtures of Freon (F113) and alcohol be used for vapor cleaning processes. with an immersion time in the vapors of less than two (2) minutes maximum. Some suggested vapor cleaning solvents are Freon TE, Genesolv DI-15 or DE-15, Arklone A or K. A 60°C (140°C) water cleaning process may also be used, which includes a neutralizer rinse (3% ammonia solution or equivalent), a surfactant rinse (1% detergent solution or equivalent), a hot water rinse and a thorough air dry. Room temperature cleaning may be accomplished with Freon T-35 or T-P35, Ethanol, Isopropanol or water with a mild detergent.

Some LED devices may require special handling during soldering, during post solder cleaning, or may not lend themselves to a wave soldering process. Three specific considerations are:

1. Plastic LED Lamps: The plastic encapsulant that forms the lamp package is the only supporting element for the leads. It is important to prevent stresses from enlering the device package which could damage the LED die attach and wire bonds. The leads of a lamp may be bent to a desired angle by observing the following procedure. Firmly grasp the leads at the base of the lamp package with a pair of needle nose pliers to support the lamp while bending the leads. Overheating during soldering will cause melting of the plastic, allowing possible lead movement to occur which may result in the catastrophic failure of the die attach or wire bonds. Care should be taken to ensure that no stresses are applied to the leads during the soldering process. External stresses applied to the leads during soldering could induce strains within the device package that may induce latent failure. Once properly soldered in place, an LED lamp will typically exhibit a very high degree of reliability.

APPLICATION

- 2. PC Board Monolithic Displays: Many PC board monolithic displays do not lend themselves to a wave soldering process. The plastic lens that covers the LED chips and wire bonds is attached to the PC board without forming a seal. The chemicals used in a wave soldering process can collect underneath the lens. The post solder cleaning process may not remove all of the trapped chemicals and prolonged exposure of the LED dice and wirebonds to these chemicals can cause permanent damage. Also, the plastic used to make some of the lenses is susceptible to damage from rosin tluxes and hydrocarbon cleaners. The two recommended installation procedures are either to hand solder tlexible cable to the display contacts or use solderless connector pins such as the 022-002 series.
- supplied by JAV Manutacturing, 125 Wilbur Place, Bohemia, NY 11716. Effective room temperature cleaning may be accomplished using Freon TP-35 or TE-35, solvent temperature  $\leq$ 30° C and an immersion time  $\leq$ 2 minutes.
- 3. Silver Lead Frames: Many plastic LED devices utilize a silver plated lead frame. Silver plating provides excellent solderability as long as the leads are kept free from tarnish buildup due to coming in contact with sulfur compounds. Application Bulletin 3 offers specific information on the ettective use and soldering of silver lead frame devices.

It is suggested that the device data sheet be consulted for specific information on wave soldering.





## Appendix

- Hewlett-Packard Components
   Franchised Distributor and
   Representative Directory
- Hewlett-Packard Sales and Service Offices
- Profile and Inquiry Card

# HP Components Franchised Distributor And Representative Directory

March 1980

## **United States**

## Alabame

Hell-Mark Electronics 4733 Commercial Drive Huntsville 35805 (205) 837-8700

Hemillon/Avnel 4692 Commercial Drive Huntsville 35805 (205) 837-7210

## Arizone

Hamilton/Avnet 505 South Madison Tempe 85281 (602) 894-2594

Wyle Distribution Group 8155 North 24th Avenue Phoenix 8502t [602: 249-2232 In Tucson (602) 884-7082

## Calllornle

Hemilion/Avnel 4545 Viewridge Avenue Sen Diego 92123 (714) 279-2421

Hemilion/Avnel 1175 Bordeaux Drive Sunnyvele 94088 1408: 743-3355

Hamilton Electro Salee 3170 Pullman Street Costa Mesa 92626 17141 841-4120

Hamilton Electro Sales 10950 Washington Boulevard Culver City 90230 [213] 558-2[2]

Schweber Electronics 3110 Patrick Henry Drive Santa Clera 95050 14081 496-0200

Schweber Electronics 17811 Gillalte Avenue Irvine 92714 (714) 556-3880

Wyle Distribution Group 124 Marylend Street El Segundo 90245 1213: 322-8100 Wyle Distribution Group 17872 Cowan Avenue Irvine 92704 17141 641-1600

Wyle Distribution Group 9525 Chesapeaka Drive San Diego 92123 1714; 565-9171

Wyle Distribution Group 3000 Bowers Avenue Santa Clara 95052 1408 • 727-2500

## Coloredo

Hamilton/Avnel 5921 N. Broadwey Denver 80216 (303) 534-1212

Wyle Distribution Group 6777 E. 50th Avenue Commerce City 80022 (303) 287-9611

## Connecticut

Hamillon/Avnet 643 Danbury Road Georgelown 06829 (203) 762-0361

Schweber Electronics Finance Drive Commerce Industriel Park Danbury 06810 (203) 792-3500

Wilshire Electronics Village Lane P.O. Box 200 Wallinglord 06492 (203) 265-3822

## Florida

Hall-Mark Electronics 1302 W. McNab Road Ft. Lauderdale 33309 (305) 971-9280

Hall-Mark Electronics 7233 Laka Ellenor Drive Orlando 32809 (305) 855-4020

Hamillon/Avnel 3197 Tech Drive No. SI. Palersburg 33702 1813: 576-3930 Schwebar Electronics 2830 N, 28th Terrece Hollywood 33020 (305) 927-0511

## Georgia

Hamilion/Avnet 6700 1-85 Sulle IE Nercross 30071 1404: 448-0800

Schweber Electronics 4126 Pleasantdata Road Attenta 30340 (404) 449-9170

## Indiana

Pioneer-Standard 6408 Castleplece Drive Indianapolls 46250 (317) 849-7300

## Illinola

Heli-Mark Electronics 1177 Industriel Drive Bensenville 60106 13121 850-3800

Hemilion/Avnet 3901 N. 25th Avenue Schiller Perk 80176 (312) 678-6310

Schweber Electronics 1275 Brummal Avenue Elk Grove Village 60007 (312) 364-3750

## Kansas

Hall-Mark Electronics 11870 West 91st Street Shawnee Mission 66214 (913) 888-4747

Hamilton/Avnet 9219 Qulvire Road Overland Perk 66215 (913) 888-8900

## Maryland

Hall-Mark Electronics 6655 Amberton Drive Bellimore 21227 |301| 798-9300

Hamilton/Avnet 7235 Standard Driva Hanover 21076 13011 798-5000 Schweber Electronics 9218 Geither Roed Gaithersburg 20760 (301) 840-5900

Wilshire Electronics 1037 Teft Street Rockville 20850 (301) 340-7900

## Massachusetts

Hemillon/Avnel 50 Tower Office Park Woburn 01801 1617) 273-7500

Schweber Electronics 25 Wiggins Avenue Bedlord 01730 (617) 890-8484

Wilshire Electronics One Wilshire Road Burlington 01803 (617) 272-8200

## Vichiana

Hemillon/Avnet 32487 Schoolcrell Road Livonia 48150 (313) 522-4700

Schweber Electronics 33540 Schoolcraft Road Livonia 48150 (313) 583-9242

## Minnesola

Hall-Mark Electronics 9201 Penn Avenue, So. Suite 10 Bloomington 55431 16121 884-9058

Hamillon/Avnel 7449 Cehill Road Edina 55435 [612] 941-3801

Schweber Electronics 7402 Weshington Avenue, So. Eden Preirie 55343 1612| 941-5280

## Missouri

Heil-Mark Electronics 13789 Rider Trell Earth Cily 63045 (314) 291-5350 Hamilion/Avnel 396 Brookes Lane Hazelwood 63042 (314) 731-1144

New Jersey

Hamilton/Avnet 1 Kaystone Avenue Cherryhilt 08003 1609: 424-0100

Hamilton/Avnet 10 Industrial Road Fairfield 07006 (201) 575-3390

Schweber Electronics 18 Madison Road Fairfiald 07006 (201) 227-7880

Wilshire Electronics 1111 Paulison Avenue Clifton 07015 (201) 340-1900

Wilshire Electronics 102 Gailher Drive MI, Laurel 08067 [609] 234-9100

New Mexico Hamilton/Avnet 2524 Baylor S.E.

2524 Baylor S.E. Albuquerqua 87106 505: 765-1500

## **New York**

Hamilton/Avnet 16 Corporate Circle East Syracuse 13057 (315) 437-2641

Hamilton/Avnet 5 Hub Drive Melvilla 11745 (516) 454-6000

Hamilton/Avnel 167 Clay Road Rochester 14623 1716: 442-7820

Schweber Electronics 2 Townline Circle Rochester 14623 (716) 424-2222 Schwebar Electronics Jaricho Turnpika Weslbury 11590 (518) 334-7474

Wilshira Elactronics 10 Hoopar Road Endwell 13760 (607) 754-1570

Wilshire Electronics 110 Parkway So. Drive Hauppauga, L.I. 11787 (518) 543-5599

Wilshire Electronics 1260 Scollsvilla Road Rochestar 14624 17161 235-7620

## North Carolina

Hall-Mark Electronics 1208 Front Streat, Bldg. K Rataigh 27809 (919) 832-4465

Hamilton/Avnet 2803 Industrial Driva Rateigh 27609 (919) 829-8030

### Ohlo

Hall-Mark Electronics 6969 Worthington-Galena Road Worthington 43085 (614) 846-1882

Pionear-Standard 4800 East 131st Street Cleveland 44105 12161 587-3600

Pioneer-Standard 1900 Troy Street Dayton 45404 15131 235-9900

Schweber Electronics 23880 Commerca Park Road Beachwood 44112 1216) 464-2970

## Oklahoma

Hall-Mark Electronics 5460 South 103rd E. Avenue Tulsa 74145 (918) 835-8458

## Oracion

Raprasentative Northwast Marketing Associates, Inc. 9999 S.W. Wilshire Street Suite 211 Portland 97225 (503) 297-2581 (206) 455-5846

## Pannayiyania

Hall-Mark Electronics 458 Pike Road Huntingdon Valley 19001 (215) 355-7300

Ploneer-Standard 560 Alpha Drive Pillsburgh 15238 (412) 782-2300

Schweber Electronics 101 Rock Road Horsham 19044 [609: 964-4496 (215) 441-9600

## Texas

Hall-Mark Electronics 10109 McKalla Road Sulte F Austin 78758 (512) 837-2814

Hall-Mark Electronics 11333 Pagamill Drive Dallas 75222 1214: 234-7400

Hall-Mark Electronics 8000 Westglen P.O. Box 42190 Houston 77042 17131 781-6100

Hamilton/Avnet 10508 A. Boyer Boulevard Austin 78757 (512) 837-8911 Hamilton/Avnet

Hamilton/Avnel 4445 Sigma Road Dallas 72540 (214) 561-8661 Hamilton/Aynel 3939 Ann Arbor Houston 77063 (713) 780-1771

Schweber Electronics 14177 Proton Road Dallas 75240 (214) 661-5010

Schweber Electronics 7420 Harwin Drive Houston 77036 (713) 784-3600

### Ulah

Hamillon/Avnel 1585 West 2100 South Sall Lake City 84119 (801) 972-2800

## Washington

Hamilion/Avnal 14212 N.E. 21sl Streat Bellevue 98005 (206) 746-8750

Wyle Distribution Group 1750 132nd Avenue, N.E. Bellavua 98005 1208 453-8300

Representative Northwast Marketing Associatas, inc. 12835 Bellevua-Redmond Road Suite 203E Bellevue 98005

## Wisconsin

(206) 455-5846

Half-Mark Electronics 9625 South 20th Street Oakcreak 53154 (414) 781-3000

Hamilion/Avnal 2975 Moorland Road New Berlin 53151 (414) 784-4510

## International

Australie

CEMA ELECTRONICS PTY. LTD. 170 Sturt Street Adelaide, S.A. (61) 8 516483

CEMA ELECTRONICS PTY, LTD. 208 Whilehorse Road Blackburn, Victoria (61) 3 8775311

CEMA ELECTRONICS PTY, LTD. 22 Ross Street Newslead, Queensland (81) 72 524261

CEMA ELECTRONICS PTY, LTD. 21 Chandos Street SI, Leonards, N.S.W. 2065 (61) 2 4394655

Austria

Transistor V.m.b.H. Auhofsti, 41a 1130 Wien (43) 222 829451

Belginm

Diode Belgium Rue Picard 202 1020 Bruxelles 1321 2 4285108

Dalaironix Electronica LTDA Av. Pacaembu, 746-C11 São Paulo, Brazil 155/11 8260111

Canada

Hamilton/Aynet 3688 Nashua Drive Units G & H Mississauga, Onlario L4V 1M5 (416) 677-7432

Hamillon/Avnel 2670 Sabourin Street St. Laurent Montréal, Québec H4S 1M2 (514) 331-6443

Hamilton/Aynet 1735 Courlwood Crescent Ollawa, Ontario K2C 3J2 16131 226-1700

Zentronics, Ltd. 1355 Meyerside Drive Mississauga, Onlario L5T 1C9 (416) 676,9000

Zentronics, Ltd. 5010 Pare Street Montréal, Ouébec H4P 1P3 (514) 735-5361

Zentronics, Ltd. 141 Catherine Street Ollawa, Onlario K2P 1C3 (613) 238-6411

Representatives Canted Reps, Inc. 28 Easimoor Cresent Dollard Des Ormeaux Montréal, Québec H9G 2N1 (514) 620-6313

Cantec Reps. Inc. 83 Galaxy Boulevard Unit 1A Toronto (Rexdale) Onlario M9W 6X6 (416) 675-2460

Canled Reps. Inc. 1573 Laperriara Avenue Ollawa, Onlario K1Z 7T3 (613) 725-3704

Denmark

Distributoeran Interelko A.P.S. Hovedgaden 16 4622 Haydrup (45) 3 385718

Finland Field OY Veneentekijanite 18 00210 Helsinki 21 (90) 5922577

France Almex Zone Industrielle d'Antony 48, rue de l'Aubepiná 92150 Antony 1331 1 6662112

ETS. F. Fentrier rne des Irois Glorieuses 42270 SI-Priest-en-Jarez St. Elienne (33) 77 746733

F. Feutrier 29 rue Ledru Rollin 92150 Suresnes (33) 1 7724646

S.C.A.I.B. 80 rue d'Arquell Zone-Sitie 94150 Rungis (33) 1 6872313

Germany EBV Elektronik Vertriebs GmbH Oberweg 6 8025 Unlerhaching (49) 89 611051

Ingenieurbuero Drever Flensburger Strasse 3 2380 Schleswig (49) 4621 23121

Jermyn GmbH Posllach 1180 6277 Cambero (49) 6434/23·1

RTG E. Springorum Kg GmbH & Co. Bronnerstrasse 7 4600 Dorlmund (49) 231 54951

RTG Distron Behalmstr, 3 Postlach 100208 1000 Berlin 10 (49) 30 3421041/45

Holland

Diode B.V. Hollani Laan 22 3526 Am Uirechi (31) 30 B8 4214

Blue Star Ltd. Blua Slar House 11/11A Magarath Road Bangalore 560 025

Blue Star Ltd. Sahas 414/2 VIv Savarker Marg Prabhadevi Bombay 400 025 45 78 87

Blue Star Ltd. Bhandari House 7th and 8th Floor 91 Nehru Place New Delhi 110 024 634 770 635 156

Electronics and Engineering Div. of Motorola Israel Ltd. 16 Kramenelski Street P.O. Box 25015 Tel Aviv 67899 (97) 23 338973

Celdis Italiana S.p.A. Via F. IIi Gracchi, 36 20092 Cinisello B. (39) 2 6120041

Eledra S.p.A. Viala Elvezia 18 20125 Milano 139 | 3493041

Japan

Ryoyo Electric Corporation Meishin Bullding 1-20-19 Nishiki Naka-Ku, Nagoya, 460 (81) 52 2030277

Ryoyo Electric Corporation Taiyo Shoil Bullding 4-6 Nakanoshima Kila-Ku, Osaka, 530 [81] B 4481631

Ryoyo Electric Corporation Konwa Building 12-22 Tsukiji, 1-Chome Chuo Ku, Tokyo (81) 3 5437711

New Zealand

CEMA ELEKON LTD 7-9 Kirk Street Grey Lynn, Auckland (64) 4 761169

Norway

Ola Tandberg Elektro A/S Skedsmoot, 25 Oslo 6 (47) 2 197030

Spein

Diode España Avda de Brasil 7 Edif. Iberia Mari Madrid 20 (34) 1 4550139/40

So. Alrica

Fairmont Electronics (Ply.) Ltd. P.O. Box 41102 Craighall 2024 Transvaal 127 11 7891230

Sweden

Distributoeren Interelko A.B. Box 32 122 21 Enskede (45 8 132160

Switzerland

Baerlocher AG Förrlibnekstrasse 110 8021 Zilirich 141 : 1 429986

United Kingdom

Celdis Lld. 37-39 Loverock Road Reading Berkshire RG3 1ED (44) 734 585171

Jermyn-Mogul Distribution Vestry Estate Seven Oaks Keni TN14 SEU 1441 732 500144

Macro Markeling Ltd. 396 Balh Road Gippheham Slough Berkshire SLL 6.ID: (44) 6286 4422

## Sales/Service Offices

## Arranged alphabetically by country

ANGOLA
Telecita
Engresa Técnica de
Equipamentos
Eléctricos, S. 4.R.L.
R. Barbosa Rodrígues,
41.4\*07.\*
Calxa Postal, 6487
Luanda
Tel: 35516/5

ARGENTINA
Hewleft-Packard Argentina S.4.
Sante Fe 2035, Martinez
6140 Buenno Airan
Tel: 792-1239, 798-6085
Teles: 122443 AR CiGY
Biotron S.A.C.Ly M.

Bollon's X-Liy M. Avda. Pilaeo Colon 221 9 piso 1399 Buenoa Alrei Tel: 30-4846/1851/8384 34-9356/0460/4551 Teles: (33) 17595 BO AR

AUSTRALIA CAPITAL TERR. Hewiell-Packard Australia Pty.

AUSTRALIA

Ltd. 121 Wollongong Street Fyshwick, 2609 Tel: 804244 Telex: 52550

NEW SOUTH WALES Rewiell-Packerd Australia Pty

Ltd. 31 Bridge Street Pymble, 2013 Tel: 4496566 Telex: 21561

QUEENSLAND
Hewiell Packard Australia Pty.
Ltd.

5th Floor Teachers Union Building 495-499 Boundary Steel Spring HIII, 4000 Teb 2291544

SOUTH AUST RALLA Hewlett-Packard Australia Pty. Uid. 153 Greenhii Road Parkalda, 5063 Tel: 2725911

Telex: 82536
VICTORIA
Hewlett-Packard Australia Pty
Ltd.
31-41 beenth Street

31-41 Joseph Street Blackburn, 3130 Tel: 69-6351 Telex: 31024 MELB

WESTERN AUSTRALIA
Hewlett-Packard Australia Pty,
Ltd.

Lid. 141 String Highway Nadlanda, 8009 Tel: 3865455 Telex: 93859

AUSTRIA Hewleit-Packard Ges.m.b.H. Wehliefrasse 29 P.O. flor T 4-1205 Vianne Tal: 35-18-21-0 Telex: 10562/105086 Hewdet-Packard Ges.m.b.H. Wehlistrasse, 29 4-1205 Wien 16: 35-16-21 Telex: 105066 BANRAIN
Medcal Only
Weel Pharmacy
P.O. Box 645
Bahrain
Tel: 54986, 56123
Telex: 8550 WAEL GJ
At Hamildya Tiading and

Contracting P.O. Box 20074 Meneme Tel: 259976, 259958 Telex: 8995 KALDIA GJ

BANGLADEBH
The General Electric Co. of
Bangkadesh Ltd.
Magnet House T2
Dikusha Commercial Area
Mollihell, Disca 2
Tel. 252419
Telex: 734

BELOIUM Hewlett-Packard Benefux 5 A.R.V. Avenue du Col-Vast, I. (Groenertaglaza) 8-3110 Brussele Tel: (02) 650-50-50 Telex: 23-494 palocen bru BRAZIL.

Newlett-Packurd do Brasil Te C. Uda. Alameda Ro Negro, T50 Alphaville 05400 Baruari SP Tet: 429-3222 Hewlett-Packard do Brasil Te C. Ltds. Rus Packe Chagas, 32

90000-Párto Alegra-RS Tel. 22-2998, 22-5821 Hewlett-Packard do Brasil Le.C. Ltds. 4v Epitaco Pessos, 4664 224TI-Rio de Janeilo-RJ Tel: 286-023T

Telex: D21-21905 HPBR-BR

ALBERTA

ALBERT A
Hewlett-Packard (Canada) Ltd.
118204 - 188th Street
Edmonton T5M 3T9
Tek (403) 452-3610
TWX: 810-831-2431
Hewlett-Packard (Canada) Ltd.
210, 7220 Fisher St. 5.E.
Calgery T2M 2H8
Tek (403) 253-2113
TWX: 610-821-6141

BRITISH COLUMBIA Howleti-Packard (Canada) Ltd. 10691 Sheffiridge Way Richmond V6x 2W7 16t: (804) 270-2277 TWX; 810-925-5059

MAMIT 06A Hewiell-Packard (Canada) Ltd. 380-550 Century St. St. Jamea, Winnipeg R3H 0Y1 Tel: (204) 786-8101 Twiz: 610-611-3531

NOVA SCOTIA Hewiell-Packard (Canada) Ltd. P.Q. Box 931 800 Windmit Poad O et Imouth 838 TL1 ret: (902) 469-7820 TWX: 610-211-4462 ONTARIO

Hewlett-Packard (Canade) Ltd. 1020 Morrison Dr. 1014 was K2H BK? Tet: (6.13) 620-5483 TWX: 610-569-1696 Hewlett-Packard (Canade) Ltd. 581 T Goreway Diliva Mileoles agage L4V 1 M8 Tel: (416) 878-9430 TWX: 610-542-4248 Hawlett-Packard (Canade) Ltd. 552 Newbold Street London NBE 285

TWX: 810-352-1201
QUEBEC
Hewlett-Packard (Canada) Ltd.
275 Hymus Blvd.
Pointe Cleire H9R 1GT
Tel: 1514) 697-4232
TWX: 610-422-3022

Tel: (519) 686-9161

FOR CANADIAN AREAS NOT LISTED: Contact Hewlett-Packard (Canada) Ltd. in Missessuga.

CNILE
Jorge Calcagni y Gia Ltde.
Arturo Burnie 065
Casilla 16415
Correo 9, Sentiego
Ter: 220222
Telex: JCALCAGNI

COLOMBIA

Instrumentación
Nenrik 4. Langebaek 8. Ker
S.A.
Carrera 7. No., 48-75
Apartado Afreo 528T
Bogotiá, 1. D.E.
Tel., 269-887T
Telez: 44400
Instrumentación
N.A., Langebaek 8. Ker S.A.
Carrera 63 No., 49-4-31
Apartado 54098
Medellin
Tel: 908475

COSTA RICA Clariblea Contarioense S.A. Avenida 2, Cafe 5 San Pedro de Monies de Oca Apartado I DI 59 San Jose Tel: 24-38-20, 24-08-19 Tales: 238T GALOUR CP

CYPRUS

Kypronics
19 Gregorios Xenopoulos
Siteet
P.O. Box 1152
Micoele
Tair 45828/29
Telax: 3018
CZECHOSLOVAKIA
Hewiall-Peckard
Obchodni zaarupileisivi v CSSR
Psemny styk
Post. schranks 27
CS 118 DI Prehe 011
CSSP

Vyvojova a Provozni Zakladna Vyzkumnych Uslavu v Bechovicich CSSR-25097 Bechovice u Prehy

Prehy Tel: 59 93 41 Telex: 12133 Inalitate of Medical Bronics Yyskumny Ustav Lekarskal Broniky Jediova 6 63-88348 Brottalave-Kramara Yet: 44-551

Tetex: 93229
DEMMARK
Hewfell-Papkard A/S
Oalieve 52
DV: GA60 Glirk ar od
Tetex: 37409 Rpaa ok
Hewfell-Papkard A/S
Navervej I
DK: 6500 Slikebot g
Telex: 37409 Rpaa dk

ECUADOR CYEDE Cia Lidia, P.O. Box 6423 CC Av. Eloy Affaro 1749 Outlo Tel: 450-975, 243-052 Tele: 1246 CYEDE EO Medical Driv Hospitalar S.A. Casilla 3590 Robies 825 Quillo Tel: 545-250

EGYPT
15.4.
httenakonal Engineering
Associates
24 hussen Hegazi Street
Kaurah Ahi
Catro
Tel: 23 829
Telex: 93830
SAMITRO
SAm Ann Trading Ditice
18 Abdet Abz Gawish
Abdine-Catro
Tel: 24932

EL SALVADOR IPESA Bulevar de los Heroes I I-48 Editido Sarah I I-48 San Salvadoi Tel. 252781

ETRIOPIA Abdele Abdumark P.O. Box 2635 Addie Abebe Tel: 11 93 40

FINLAND

Hewleti-Packard Oy Revontuents, T SF-02100 Eepoo 10 Tel: (90) 455 0211 Telex: 121563 hewpa at FRANCE Hewleti-Packard France Zone d'activities de

Hewfell-Packard France Zone d'activitias de Courtaboeul Avenue das Tropiques Bots Postale 5 91401 Orsey-Cédex Tel; (1) 907 78 25 Trix, 6600455 Hawlati-Packard France Chermo des Moullies B P., 192 89130 Ecully Tal; (78) 33 91 25 TWX: 3106115 Hewiell-Peckard France 20. Chemin de La Céplète 31081 Toulousa Le Mirell-Cédex Tel: (81) 40 11 12

Hewiell-Packard France
Le Ligoures
Place Romée de Viléneuve
13 100 à lix-en-Provance
Tai: (42) 55 4 1 02
KWX: 410710F
Hewiell-Packard France
2, Aliee de la Bourgonella
35 100 Rannaa
Tei: (99) 51 42 44
TWX: 740912 EF
Hewiell-Packard France
18, rou de Canal de la Mance
13, rou de Canal de la Mance
1300 Schildischafm

Tel: (88) 83 08 10
TWX: 80014 IF
Hwwelt-Packard France
Immeable péricentre
nue van Gogh
59650 Villeneuve D'4scq
Tel: (20) 91 41 25
TWX: 160124F
Hewlett-Packard France
Stiment Amplara
Rue de la Commune de Parix
R.P. 300
93153 Le Blenc Meanti-

Cédex
Tel: (01) 931 88 50
Telex: 21 10325
Rewiett-Packard France
Av. du Pdt Kennedy
33700 Martinac
Tel. (56) 97 01 B1
Hewlett-Packard France
Immetable Lorraine
Souteward de France
91035 Evry-Cédex
Tele 177 98 80

91035 Evry-Câdex Tel: 177 96 80 Telex: 692315F Hewlett-Packard France 23 Rue Lobraire 57000 Metz Tel: (87) 65 53 50

GERMAN FÉDERAL REPUBLIC Hewlett-Packard GmbH Vertriebszentrale Frankfurl Remet Strasse 11T Southarn SBO TAO 0-6000 Frankfurt 56 Tel: (06011) 50041 Telex: 04 13249 hpftm d Hewlett-Packetd GmbH Technisches Büro Böblingen Henenberger Strasse I I O D-7030 Bbblingen. Würtlemberg Tel: (07031) 667-1 Telex: 07265T39 bbn **Kewiett-Packard GmbH** Technisches Büro Düsseldorf Emanuel-Leutze-Str. 1 (Seestern) D-4000 Düsseldori Tel: (0211) 59T1-1 Telex: 085/86 533 hodd d Hewlett-Packard GmbH Tuchnisches Büro Hamburg Kepsiediring 5 0-2000 Hemburg 80 Tel: (040) 63804-1 Telex: 21 63 032 hohh d

Hewlett-Packard GmbH
Technisches Blub Hannover
Am Grossmarkt 6
0-3000 Hannover 91
Telex: 092 3259
Hewlett-Packard GmbH
Technisches Büre Nürnberg
Neumegreistrasse 90
0-8500 Nürnbarg
Tel: (0911) 52 20 83
Telex: 0823 3650

Hewlett-Packers GmbH
Tachnisches Blur Minchen
Escharistrass 5
0-802 1 Teurktichen
Tale (198) 81 17-1
Telex: 0524985
Hewlett-Packard GmbH
Technisches Blurc Berlin
Keithertesse 2-4
0-1000 Bertin 30
Tele; (300) 24 90 65
Telex: 018 3405 hpbln d

GREECE Koetee Kareyamin 8 Omirou Street Athana 133 Tel: 32 30 303/32/37 131 Tutax: 21 59 62 RKAR GR

GUAM Guam Medical Supply, Inc. Suite C, Arport Plaza P D. Bex 8941 Tomuning 96911 Teb 646-4513

GUATEMALA IPESA 4venida Reforma 3-48 2ons 9 Guetamate City 1et: 316621, 314186, 65411-5, sxt. 9 1etex: 4192 Teletro Gu

HONG KONG Hewlett-Packard Hong Kong Ud 11th Floot, Four Seas Bidg. 212 Nethen Rd. Kowloon Tel: 3-591 446 (5 lines) Telex: 36678 HX Medical/Analytical Only Schmad & Co. (Hong Kong)

Wing On Centre, 28th Floor Connaught Road, C. Heng Kong 1st: 5-455644 Talex; 74166 SCHMX HX

INDIA Blue Star I H Sahas 414/2 Vir Sevarkar Maro Prabhadevi Bombay 400 025 Tel: 45 78 87 Teley: 011-4093 Blue Star Ltd. Bend Box House Prebhadevi Bombey 400 025 Tel: 45 13 01 Telex: 011-3751 Blue Ster Ltd. Bhaydeep Stadago Road Ahmedebad 380 014 Tut: 43922 Telex: 012-234 Blue Star Ltd.

1 Harm Street

Calculia 100 001
Tel: 23-0131
Telex: 021-7655
Blue Ster Ltd
Shendarl House
91 Wehru Piece
New Delhi 110 024
1el: 582541
Telex: 031-2483
Blue Ster Ltd.
T.C. 7/603 "Poernima"
Maruthankuzhi

Bias Ster 1 ld.
T.C. 7/803 "Poernima"
Maruthankuzhi
Trhyendrum 696 013
Tal: 85199
Telex: 0864-259
Bias Star Lrd
11 Megerarin Road
Bangalore 580 025

Tels: 55668
Telsx: 0845-430
Blue Star Lld.
Meeakah: Mendiram
XXXXV/1319-2 Mahatma
Gandh Rd.
Cochin 692 016
Tai: 32069
Telex: 085-514
Blue Star Lkd.

1-1-111/1 Saropsi Onvi Poad Sacundarabad 500 033 Tet 10126 Tales: 0155-459 Blue Star Ltd.

133 Kodambakkan High Road Medras 500 034 Tel: 82057 Talex: 041-379

tCELAND Medical Only Elding Trading Company Inc. Halherwork - Tryggvagötu P.O. Box 895 IS-Raykjavík Tel: 1 58 29/1 63 03

IND QNE SIA BERCA Indonesia P.T P.O. Box 496/Jkt, Jin. Abdul Nurs 62 Jakarta Tel: 349255, 349886 Telex: 45146 BERSIL IA

BERGA Indonesia P.T. P.O. Bex 174/Sby, 23 Jn. Limerte Surabeya 1et. 42027 IRELAND

Hewlett-Packard Ltd. Kesiret House Ctan-william Place Lower Mount Street Oublin 2, Etra Hewlett-Packard Ltd 2C 4vongberg Ind. Eet. Long Mile Road Dublin 12 1et: 514322/514224

1elex: 30439 Medical Only Cardiac Services (Ireland) Ltd. Kimore Read Arlane Oublin 5, Elra Tel: (01) 315820

Medical Cnly Cerdiec Services Co. 95A Fineghy Rd. South Belfreaf 6110 08Y 08-Northem treend 1atr (0232) 625586 Teles: 141528 ISRAEL
Electronics Engineering Civ., of Meterole Israel Ltd., 16, Kremenetski Strael P.O. 8ea 250 18
Tel:Aviv Tel: 38873
Telex: 33589, 34184

Hewlett-Packerd Hellena S.p.A. Vie G. Of Vittoria, 9 20063 Cernueco Bul Nevig11o (Mi) Tel: (2) 903891 Tulex: 334832 HEWPACKIT Hewlett-Peckerd flakane S.p.A. Ule Turezze 14 35100 Padeva 1at: 149) 664888 Tele 4: 430315 HEWP4CK1 Hawlett-Packerd Italiana S.o.A. Via G. Armellinr 10 1-00143 Bome T41: (06) 54 69 61 Telex: 610514 Hawleh-Packard Italiana S.p.4. Corse Gigvenni Lanze 94 1-10133 Torlac Tel: (0.11) 659308

Telex: 22:1079

Hewlert-Packard Heliana 5 p.A.
Via Principa Nocola 43 G/C
1-95:125 Calanta
Tel: (995) 37 05 04
Telex: 97/091

Hewlett-Packard Italiana S.p.A. Va Novos san Rocco A Capadrinonia, 8CA 80131, Mappell Tet: (081) 110698 Hewlett-Packard fissiana S.p.A. Via Martin Luther King, 38/1111 46/152 Biologna Tet: (051) 402394 Televis 5118401

JAPAN
Yokogawa-Hewleit-Pachero
Lid.
29-21, Takaido-Högestv
3-chome
Sugmam-ku, Tokyo 168
Tari 03-331-6111
Tarea: 282-2024 Vrift-Tekyo
Yokogawa-Hewleit-Packard

Ltd.
Chuo Bidg., 4th Floor
4-20, Nishhuksjima 5-cheme
Yodogaws-ku, Gsak4-shl
Gsake, 532
Tel: 06-304-6021
Telex; 523-3524

Yokogawa-Hewlelf-Packard Ltd. Surdiome Seimei Nagsya Bidg.

Sunilome Seimei Nagsya Bidg, 11-2 Shimosessyima-che, Nakamura-ku, **Nagoya**, 450 Tel: 052 571-5171 Yokegawa-Hawlett-Packard 114.

Tanigawa Bullong 2-24-1 Tauruya-cho Kanagawa-ku Yokehama, 221 Tel: 045-312-1262 1elex: 382-3204 YHP YOK

Ypkogewa-Mewlett-Packerd Ltd. Mite Missui Bukding 105, 1-chome, San-ne-meru Mite, Weragi 310 Tel: 0292-25-7470 Yokogewa-Hawleit-Packard Ltd. Inoue Building 1348-3, 4sahi-che, 1-cheme Alaugi, Kanagawa 243 Tel: 0462-24-0452

Yokogews-Hewlerr-Packard Lid. Kumagaya 4sahr Hachijuni Building

4th Floer 3-4, Tsukuba Kumagaya, Salama 360 Tel: 0485-24-6563

JORDAN Medather Coutine Co P.O. Box 1387 Amman Tel. 24907/39901 Telex: SAECO JO 1456

KENYA
ADCOM Lre., Inc.
P.O. Box 30070
Natrob1
Tet: 331955
Talax. 22539
Medical Only
Tetrasfond Aaradie (E.A.) Lrd.
P.O Box 19012
Natrob Arport
Natrob
Tet: 338055/55
Talax: 22201/22331
Medical Only
International Aaradie (E.A.) Lto.
P.O. Box 95221

KOREA Samsung Electronics Co., Eld. 4159 Shingil-6-Dong Yeong Disung POU Seoul Tel: 833-4122, 4121

1 piex: SAMSAN 21364 KUWAIT Al-Khekdiya Trading & Contracting P.O. Box 830-Safal Kuwai1 Tei: 42 4910/41 1125 Teiex: 2491 Areap kt

LUXEMBURG Hewlett-Pack and Beneluz S.A./N.V. Avenue du Col-Vert, 1 (Groenkrasglasn) 8-1110 Brussals Tel: (02) 660 5050 Telès: 23 494

MALAYSIA
Mewieti-Packero Selaa
(Maleysia) Sdn. Brid.
Bufis 2.21/2.22
Bengunen Angkass Rays
Jaliah Ampang
Kuala Lumpur
Tel: 485860, 485653
Protel Engineenep
P.D. Box 1917
Lel 259, Setek Roed
Kuching, Barawak
Tel: 53544

Log 2-by, Selek Hoed
Kuching, Barrawek
Tai: \$3544
MEXICO
Howieli-Packard Mexicane,
S.4. de C.V.
Av. Peritifrice Sur No. 6501
Tepesan, Xochruica
Mexico 23, 0.F.
Tel: 963-975-4500
Tailes: 017-74-501
Hawieli-Packard Nex-cana,
S.4. de C.V.
Rio Velge #800
Cot 10e Valla
Meinterrey, N.L.
Tei: 76-32-110

MQROCCO Declary 81 flux Kurstchi Canabianca Tel: 304 i 82 Telex: 23951/22622 Garep 2, tux d'Agadir Beite Poefai 156 Canabianca Tel: 272093/5 Telex: 23 139

MOZAMBIOUE A N. Goncelves, Ltd. 162, 1º Apr. 1º Av. D. Lwis Chiva Poster 101 Maputo Tel: 21091, 21114 Talax: 8-203 NEGON Mo

NETHERLANDB Hawlish-Packerd Benefux N V Van Hauvan Goadhartleen 121 F.O. Box 661 ITSIKK Ameliatvaan 1et (20) 41 20 21 Teliux 13 216

NEW ZEALAND Hewieth Packer of (N.Z.) Ltd 4-12 Cruckstrank Street Kilbürne, Welington 3 P.O. Bax 9443 Courtney Place Wellington Tel: 877-199 Hewieth-Packaro (N.Z.) Ltd

Hewlett-Packaro (N.Z.) I P.O. Box 26-189 169 Manukau Roed Epsom, Auckland 1et-887-159 Analytical/Medical Only Northrop Instruments &

Systems Ltd.,

Surdise House Street
P.D. Box 2305
Weitington
Tel: 850-991
Telex: NZ 31291
Northup Instruments &
Systems Ltd.
Eden House, 44 Knyber Pass
Rd.
P.D. Box 8682, Newmarket

P O. Box 9682, Newmarke Auckland 1 Tak: 794-091 Northrup Instruments & Systems Ltd. Terrace Mouse, 4 Oxford Terrace P O. 8ex 8366 Christichurch Tol: 6a-185

NIGERIA
The Electronics
Instrumentations Ltd.
N80/770 Dyo Road
Oluseun House
P.M 8. 5402
Ibadan
Tal: 461511
Telex: 31231 TEIL NG
The Electronics
Instrumentations Ltd.
144 4gege Motor Read, Mushin
P.O. 6ox 461

Mushin, Legge

NORWAY
Hewlatt-Packard Norge A/6
Ostencaten 18
P.O. Box 34
1345 Ostences
Tel: (02) 1111 80
Tellax: 15621 inphas n

Hewlett-Packard Norge A/S Nygaardsgalen 114 P.O. Bor 4210 5013 Nygaardsgalen, Belgan Tel: (05) 21 97 33

PANAMA Electrónico Battos, 5.A Aparatado 4929 Panama 5 Calla Sattuel I evina Edibido "Alla," No. 2 Civided de Panama Tel: 64-2100 Teles: 34831 03 Curundu, Canat Zona.

PERU Compañía Electro Médica S.A. Los Elamendos 145 San Isidro Casilla 1030 Lima I Tal.: 41-4325 Tales: Pub. Booin 25424 SISIARD

PAKISTAN Mushko à Company Lid. Oosmen Chambers Abdylah Haroon Road Kar ac hi-3 Tel: 511027, 51292T Telex. 2894 Mushko à Company, Lid. 10, Bazer Rd. Sector G-6/4 Islamabad Tal. 28954

PHILIPPINES
The Orline Advanced Systems
Corporation
Roo House
Amorsolo cor. Herrera Str.
Legasp: Wilage, Makin6
P.O. Sox 1510
Metro Menila
15t. 85-33-81, 85-34-91,
85-32-21
Tiller: 3274 ONLINE

RKODESIA Eled Technical Sales A5 Kelvin Road North P O. Bor 3458 Salfabury Tel: 705231 (5 fines) Teler: FIH 4122

POLAND Buro Intermedi Technicznej Hewiett-Packard U Stawki 2, 6P PLO0-950 Walazawe Tet: 39 59 62, 39 51 8T Talex: 81 24 53

PORTUGAL Telectra-Empresa Técnica de Equipamentos Eléctricos Rue Rodrigo da Fonseca 103 P.O. Box 2531 P-Unbon I Tel: (18) 68 60 T2 Teler: 12598 Medical Only Myndriter Intercumbio Mondal de Comércio S a r. I. P.O Bor 2161 Avenida Antonio Augusto de Aguar 138 P.Lisbon Tel (19) 53 21 31/7 Teles: 18691 munter o PUERTO RICO Hewtern-Prickand Inter American Puerto Rico Branch Office

Calle 212

#203 Urb. Country Club

Carolina 00630

Telex: 345 051A

Tel: (809) 762-T255

QATAR Nasser Trading & Contracting P.O. Box 1563 Dohn Tel. 221TO Telex: 4439 NASSER

RDMANIA Hewlett-Packard Reprezentanta 8d.n. Balcescu 16 Bucurenti Tal. 15 80 23/13 88 85 Telex: 10440

SAUDI ARABIA Modern Electronic Establishment [Head Office] P.O. Box 1228, Baghdadiah Street Jaddah Tel: 21 798 Teler: 40035 Coble: El ECTA JEDDAH

Modern Efectronic Establishmani (Branch) P.O. Bor. 2728 Riyadh Teli 62596/66232 Teler. 202040 Modern Electronic Establishment (Blanch) P.O. Box. 193 Al-Khobar Tel: 46678-44813 Telex: 670136

Cable: ELECTA AL-XHOBAR SINGAPORE Hewlett-Packard Singapore (Pre.) Lid. 6th Elsor, lichtcape House 450-452 Alexandra Poad P.O. 801-58 Alexandra Post Office Singapora 9115 Telt: 631788 Telex: H95G RS 21486

Teles: HPSG RS 21496
SDUTH AFRICA
Hewdet-Packard South Africa
(Pty.), Ltd.
Privatis Bag Wendywood,
Sandton, Tiensvaal, 21 AA
Hewdet-Packard Centre
Daptine Street. Wendywood,
Sandton, 214
Tel: 802-5111/25
Telex R-4182

Hewien-Packard South Alice [Phy.], Ltd. P.O. Box 120 Howard Pace, Cape Province, T450 Pine Park Centin, Fotest Drive, Pinelanda, Cape Province, T405 Tal: 53-7955 Inu 9 Teles: 57-0006

SPAIN
Hawleti-Packard Española,
5.A.
Case Jerez 3
E-Medrid 16
Tel: (1) 458 26 00 (10 linus)
Telex: 23515 hps
Hewleti-Packard Española S.A.
Colona, Missierts

Teest: 3315 ppa Hewlett-Packard Española S., Colonia Mirssierte Edificio Julean c/o Coste Brisva, 13 Med/ett 34 Hewlett-Packard Española, S.A.

Millionesado 21-23 E-Barcelona IT Tet: (3)-203 6200 [5 lines) Telex: 52603 hpbe e Hewtet-Pirckard Española, 5.A. Av Ramón y Cajal, I

5.A. Av Ramón y Cajal, I Edificio Sevilla, planta 9" E-Savilla 5 Tel: 54 44 54/58 Hewlett Packard Española S.A. Edificio Alba II T° B E Bilbeo I Tel 23 83 05/23 82 05 Hewlett-Packard Española 5 A. C/Ramon Bordillo I (Entio.) E-Velencia 10 Tet: 96/361.13.54/36) 13.58

SRI LANKA Metiopolitan Agencies Lid 209/9 Union Piace Colombo 2 Tel. 3594T Telex: 13TTMETROLTO CE

SUOAN Redson Trade P.O. Bor 921 Kharloum Tai: 44048 Talex: 3T5

SURINAM Surini Radio Holland N V. Grote Holsti. 3-5 P.O. 8or 155 Perameribo Tel: T21-28, TT880

SWEDEN
Mewlatt-Pack and Shalige AB
Enighelsvägen 3, Fack
SHB1 Bromme 20
Tel. (193) T30 05 50
Teler: 10T21
Cable: MESUREMENTS
Stockhown
Mewdett-Pack and Sherige AB
Fidul@sgalan 30

5-421-32 Vante Erblunde Tet (031) 49-09-50 Teter 10721 vs Browns office

SWITZERLAND
Newfelt-Packard (Schweiz) AG
Zürchenhasse 20
P.O. 80: 301
CH-8952 SchillarenZürlich
Tek: (01) T395240
Telex: 53933 hpag ch
Cable: HPAG CH
Hewsen-Packard (Schweiz) AG
Chileau Blog 19
CH-1219 La LignonGeneve
Tek: (022) 98: 03: 22
Telex: 27333 hpag ch
Cable: HPAGKAG Geneva

General Electronic Inc.
Nud Sasha-Ahnef Eon Kaya
Greal
P O. 8or 5T81
Demnacua
Tel: 33 24 8T
Tolia:: 11215 ITIKAL
Cable: ELECTROBOR
OAMASCUS
Medical polivi

SYDIA

Sawah & Co. Place Azmá B P. 2308 Damaincus Tel: 18 36T-19 68T-14 258 Telex, 11304 SATACO SY Caphe: SAWAH, DAMASCUS Sujerman Hual El Milawi

P.O. Box 2528
Mamoon Blar Street, 66-58
Damaacua
Tel: 11 48 63
Teles: 11270
Cable: HILAL DAMASCUS

TAIWAN
Hewlett-Packard Ear East Lid
Turwan Branch
Bank Tower, 5th Floor
205 Tun Hau Horth Road

Taipai
Tet 102] TS1-0404 (15 ines)
Hewlett-Packard Ear East Lid.
Terwan Branch
68-2, Chung Cheng 3rd Road
Kachatung
The (07) 24231 B-Kinchsung
Analytical Only
San Kwang Instruments Co.,
Lid
20 Yung Sui Road
Taipai
Tet; 361546-9 (4 lines)

TANZANIA Medical Only international Aeradio (E.A.), Lid P.O. Gor 861 Dar 68 Salaem Tel: 24251 Ett. 265 Teler: 4 (1930

Teler: 22894 SANKWANG

THAILAND
UNIMESA Co. Ltd.
Escom Research Building
2538 Sukumvil Ava.
Bangchak, Bangkok
Tel: 39-32-38T, 39-30-338

TRINIDAD &
TOBAGD
CARTEL
Caribbean Telecome Ltd.
P.O. Box 132
69 Eraderick Street
Port-ol-Spain
Tel: 62-53066

TUNISIA
Tunisis Electronique
31 Avenue de la Libertii
Tunisi
Tel: 280 144
Gorettia
1 Fer. Av. de Carthage
Tunitii
Tel: 253 821
Telez: 12319 CABANITN

TURKEY
TEKNAY Company Ltd.
Rigus Sah Pehlevi
Caddesi No. 7
Kavakikdere, Ankera
Tel: 275800
Telex: R2155
Teknim Com., Ltd.
Barbatos Bulvan 55/12
Besäyas, Isl ambul
Tel: 613 548
Tel: 62 3540
E.M.A.
Muhendislik Kolektil Sirketi
Mediha Eldem Sokiek 41/6

Yüksel Caddasi Ankara Tel: IT 56 22 Yilmaz Özyurak Milli Madalas Cad 16/6 Kizlay Ankara Tal: 25 03 09 - IT 80 26 Telar: 42576 OZEK TR

UNITED ARAB
EMIRATES
Emilac Lid. [Head Office]
P.D. Box 1641
Sharjah
Tele 35412 L/3
Telex: 81.36
Emilac Lid. [Branch Office]
P.D. Box 2711
Abu Dhebi
Tel: 331370/1

UNITED KINGDOM Hewlett-Packard Ltd. King Steet Lane Winnerah, Wokingham Berkshire RG11 549 GB England Tel (0734) T64114 Telea: B4 T1178/9

Rewielt-Purisant hid Eourier House, 251-263 High Street London Colbey SI. Albana, Heris GB-England Tel: (0T2T) 24400 Telex: 1-8952T16 Hawlett-Packetd Ltd. Trafaloat House Navieation Poad Allringhem Cheshira WAT4 INU GB-England Tel: (061) 928 6422 Tules - SERGER Hewien-Packard Ltd. Lygon Court Hernward Rism Dudley Road Halesowen, West Midlands B62 880 GB-England Tet: (021) 501 1221 Teler: 339105 Hewlett-Packard Ltd. Wedge House 199 London Road Thornton Heath Surrey, CR4 6XL 68-England Tel: {01} 584-0103/8 Teler - 946825 Hewiell-Packard Ltd 14 Wesley St Centiniord Yorks WF10 TAE Tel: (0977) 550016 TWY- 5557335 Hewlett-Packard Ltd. Tradax House St. Mary's Walk Maidenhead Berkshire, SL6 IST GB-England Hewiell-Packard Ltd. Modey Road Siapiahili Bristol, 8516 40T GB-England Hewlett-Packard Ltd. South Dosensterry West Lathian, EH3D DTG GR-Scottand

West Lathian, EH30 010 GB-Scotland Tet (031) 331 1188 Telex: T2682 UNITED STATES

ALABAMA TOO Century Park South, Sulm 128 Bir mingham 35226 Tel: (205) 822-6802

P.O. Bor 420T 8290 Whitesburg Ot. Hunteville 35802 Tel: (205) 881-4591 ARIZONA

2336 E. Magnolle SI. Phoenix 85034 Tel: (602) 273-8000 2424 Esel Aragon Rd. Tuc son 85106 Tel: (602) 273-8000

'ARKANSAS Medical Service Only P.O. Box 5546 Brady Station Little Rock T2215 Tet 15011 316-1844

CALIFORNIA
1519 W. Shaw Ave.
Franno 93111
Tel: (209) 224-0582
1430 East Orangehorpe Ave
Fullanton 9263)
Tel: III 1AI 870-1-000

5400 West Rosecrans Blva P.O. Box 92:005 World Way Postal Center Loca Angalan 90009 Tei: (213) 970-7500 TWX: 910-325-6508 3939 Lankrethm Bouleve'd Nor In Hollywood 91804 Tel. 313 877-1289 TWX: 910-499-2671 3200 Hillviow Av Paio Allo, CA 98:304 Tel. (408) 988-7000

Santamanio 95834
Tet. (916) 929-7222
9606 Aero Orive
P O. Box 23333
San Diago 92 123
Tet. (71e) 279-3200
363 Brockholdow Dr
Santa Ana, CA 92705
Tet. (714) 641-0977
3003 Scott Boulevard

646 W. North Market Blvd.

Sania Clara 95050 Tet 1403) 988-7000 7WX: 910-338-0518 954 Cetton Court

So. San Franniaco 94080 Tel: (415) 877-0772 'Tarzana Tel. (213) 705-3349

COLORADO 5600 07C Parkwey Englawood 80110 Tel: (303) 77 1-3455

CONNECTICUT 97 Barnes Industrial Road Barnes Park South Wallingford 06492 Tel: (203) 265-7801

FLORIDA P.O. Box 2º210 2727 N.W. 62nd \$tree! Fl. Laudardala 33309 Tet: (305) 973-2600

4080 Woodcook Oilve # 132 Breanet Bullding Jankaonvilla 32207 Tel (904) 339-0863 P.O. Box 13910 6117 Leke Ellonor Dr. Orlando 32200 Tel: 1305) 859-2800 P.O. Box 12826 Sufe 5, Bidg. I

Office Park North
Panascola 32575
Tel (904) 676-8422
I 10 South Hoover Blvd.
Suite 120

Tempa 33609 Tel: [813] 872-0900 GEORGIA P.O. Sex 105005

450 Interelete North Perkway Alfania 30348 Tel: (404) 955-1 500 TWX: 8 10-756-4890 Medical Service Only "Augurala 30903

Tel. (404) 738-0692 P.O. 80x 2103 1172 N. Devel Orive Warner Robins 31098 Tel. (912) 922-0469

HAWAII 2875 So. King Street Honolulu 98526 Tel: [808] 955-4455 ILLINOIS 211 Prospect Ed. Bloomington 51701 Tel (309) 563-0383 5201 Toksew Sr. Rolling Maadowa

60008 Tel: (312) 255-9800 Twx. 910-687-2260

INDIANA 7301 North Shadeland Ave. Indianapolla 46250 Tel. (317) 842-1000 TWX BIO-250-1797

IOWA 2415 Hainz Road Iowa Cilly 52240 Tel: [319] 351-1020

KENTUCKY 10170 Lnn Station Road Suite 525 Louisvilla 40223 Tet 1502(426-0100

LOUISIANA P.O. Box 1449 3229-35 Williams Soulevard Kannar 70062 Tel: (504) 943-5201

MARYLAND 7121 Standard Drive Perkwey Industrial Center Hanovar 21076 Tair (301) 798-7700 Tvi (301) 798-7700 Tokke Cherry Road Ronkvilla 20850 Tei; (301) 948-8370 Twix: 710-88-9684

MASSACHUSETTS 32 Nativel Ava. Caxington 02173 Tel: (617) 861-8950 Twx: 710-326-6904

MICNICAN 23855 Research Oriva Farmington Hilla 48024 Tel: (313) 476-6400 724 Weel Centre Ave

Kalamazoo 49002 Tel (616) 323-8362 MINNESOTA

2400 M. Phot Ave \$1, Paul 55113 Tel: (612) 636-0700

MISSIS SIPPI 322 N. Merl Pfaze Jackson 39205 Tet. (801 (1982-9363

MISSOURI 11131 Colorado Ave. Kanasa City 54137 Tel: (816) 763-8030 TWX: 910-771-2087 1024 Executiva Perkway St. Louis 63141

Tel: (31e) 878-0200 NE BRASKA Medical Only 7101 Mercy Road Suite 101 Omaha 68106

Tel: 1402) 392-0948 NEVADA 'Lan Vagaa Tal: (702) 736-6610

NEW JERSEY Crystal Brook Professional Building Route 35 Eallonfown 07724 Tet: (201) 542-1384

W 120 Century Rd. Paramus 07652 Tel (201) 265-5000 TWX 710-990-4951 NEW MEXICO P.0 Box 11634 Steron E 11300 Lomas 8lvd , NE. Albuqueique 87123 7ex (505) 292-1330 TWX: 910-980-1185 155 Wyell Drive Lan Crucae 88001 Tel (805) 528-2484 TWX: 810-993-0550

NEW YORK 6 Autemetion Lane Computer Park Albany 1205 Tel: 1518 458-1550 TWY: 710-644-4961 650 Pelinion Hill Office Park Fair part 1e-50 Tel: (718) 239-9950 TWX: 510-253-0092 No. 1 Penneyvania Plaza 556: Elong

34th Street 8 8th Avenue Naw York 10001 Tet: (212) 971-0800 5858 Eeel Moley Reed Syracue# 13211 Tel: (315) 455-2486

1 Creeeweye Perk Weel Woodbury 11797 Tel: (618) 921-0300 TWX: 510-221-2183 Tel: (513) 671-7400

NORTH CAROLINA 5805 Roenne Wey Graaneboro 27409 Tel: (919) 852-1800

OHIO
Medical/Computer Only
9920 Carver Road
Chrinfin all 65262
Tel: 15:31 891-9870
16500 Sprague Road
Claivaland 44130
Tel: (216) 243-7300
TWX: 810-423-9430

982 Crupper Ava Columbua 43229 Tel: (814) 438-1041

330 Progress Re.
Daylon 45449
Tel: (513) 859-8202
OKLAHOMA
P.O 80x 32008
6301 N Melidan Avenue
Oklahoma Cily 73112
Tel: (405) 721-0200
9920 E 42nd Sireel
Solte 121
Tutaa 74 165

OREGON 17890 S W Lower Boones Ferry Road Tulatatin 97062 Tel: (503) 820-3350

PENNSYLVANIA 1021 8th Avenue King of Prusela Induerrial Perk King of Prusela 19806 Tel: (215) 285-7000 TWX: \$10-680-2670 THI Zele Orive Pillebuigh 1523B

Tel: (412) 782-0400 SOUTH CAROLINA P.O. 80x 6462 8941-0 N Trenholm Poed Columbia 29206 Tel: (803) 782-6493 TENNESSEE 8906 Kingston Pike Knoevilla 37919 Tel: 1615; 691-2371 3370 Directors Pow Orectors Square Mamphila 3813: Tal: (901) 346-8370

"Nachvilla Madical Service Only Tal: (615) 244-5448

TEXAS 4171 Morth Mesa Suite C110 E1 Page 79902 Tel: (915) 533-3555 P.O. Box 42618 10535 Marwin SI Houston 77036 Tel: (713) 776-8400

Tubbonk
Medical Service Only
Tel: (806) 799-4472
P.O. 80x 1270
201 E. Arepeho Rd.
Rinhar daon 75081
Tel: (214) 231-8101
205 Billy Midnell Rose
San Antonio 78228
Tel: (512) 434-8241

UTAH 2160 Seuth 3270 Weel Street Sell Lake City 84119 Tel: (801) 972-9711 VIRGINIA

P.O. Box 9869 2914 Hungery Spring Road Richmond 23228 Tel: (804) 285-3431 Concaver Systems/Merocal Duly Arport Executive Center

Only
Anport Executive Center
Suite 502
5700 Trumton Avenue
Viliginia Baanh 23455
Tel: (804) 460-2471

WASHINGTON Benelield Office Pr. 1203 - 114th Ave. SE. Ballavua 98004 Tel: (2061 454-397 1 TWX: 910-443-2445 P.O. Box 4010 Spokana 99202 Tel: (509) 535-086e WEST VIRGINIA Medical/Malyrical Only

e664 Mac Corkle Ave., 5 & Charlanton 25304 Tel: (304) 925-0492 WISCONSIN 150 South Sunny Slope Road

Brookflaid 53005

Tet (414) 784-8800

FOR U.S. AREAS NOT LISTED: Contect the regional office neafeel you Allania, Georga ... North Holly-wood, Calliernia. RockvIII.a. Merviane Rolling Maadowa, Illinois. Their complete addresses are listed attova-USSR Hewinti-Packard Representative Office USSR Pokrovsky Boulevard 4/17-kw 12

Mosnow 101000

Teler: 7825 bework su

Tel: 294 20.24

Iskra Commerce, n sol.o Zastopstvo Rewkett-Packard Obdicev Veranac 26 YU 11000 Baograd Tele 836-955 Talex, 11530 Iskra Commetca, n sol.o. Zeelopstvo Hewfett-Packard Mikloeliceve 38/PP YU-61000 Ljubi) an a Ter: 321-879, 315-879 Taliax: 31583

YHGOSLAVIA

DRUGUAY
Peblo Ferrando S A.C al.
Avenida lídis 2877
Ceella de Corteo 370
Montavideo
Tet 40-3102
Talest 702 Public Booth
Para Pablo Ferrando

VENEZUELA Hewieti-Packard da Venezuela C.A. P.O. Box 50933 Carapas 105

P.O. Box 50903 Caracas 105 Los Rulcas Norte 3a Transversal Edilicio Segre Caranas 107 Tel: 239-4133 (20 lines) Telex 25146 HEWPACK ZAMBIA R J Tilbury (Zambie) Lid.

P.O Bex 2792 Luaaka Tal: 78793 MEDITERRANEAN AND MICOLE EAST

COUNTRIES NOT

SHOWN, PLEASE CONTACT: Hawleth-Packard S.A. Mediterrenean end Middle East Operations 35, Kolokotoni Streal Plalia Ke/elleliou

Plaira Kefelleticu GR-Kifreste-Alhanie, Greece Tair 8088358/429 Telex 2 1-5588 Cable: HEWPACKSA Alhene SOCIALIST COUNTRIES NOT

SHOWN, PLEASE CONTACT: Hewdeh-Rockard Ges m.b.H Hendelskai 52 P.O. 8bx 7 A-1205 Vianna, Austra Tet: 102221 35 16 21 to 27 Cabbi: HEWPAX Vienna Telex: 75923 hewpax a

OTHER AREAS NOT LISTED, CONTACT: Fewleti-Pack are Interconlinerate 3495 Dear Creek Roae Palo Allo, Californa 94304 Tel. (415) 856-1501 TWX. 910-373-1257 Cable; HEWPACK Pale Allo Telex. 038-8300, 034-8483 Hewleti-Packard S.A.

7, rue du Bole-du-Lan P.O. Box CH-12:17 Meyrin 2 - Ganava Swilzeiland Tel: (622) 82 70 00 Cathi: HEWPACKSA Geneva Talex: 2 24 86

"Sarvica Only 2-15-80





For more intormation call your local HP Sales Office or East 1301 948-6370, Midwest (312) 255-9800, South (404) 955-1500, West (213 970-7500). Or write: Hewlett-Packard Components, 640 Page Mill Road, Palo Alto, California 94304. In Europe, Hewlett-Packard GmbH, P.O. Box 250, Herrenberger Str. 110, D-7030 Boeblingen, West Germany, In Japan, YHP, 3-29-21, Takaido-Higashi, Suginami-Ku, Tokyo 168.

Printed in U.S.A.

Revised from 5953-0400 Data Subject to Change 5953-0429 F April 1980

